Technical documents | Kits and boards | Support

iSSR60V4A0R1H, iSSR60V2A5R1H

iSSR60V4A0R1H, iSSR60V2A5R1H
Infineon coreless-transformer advanced solid-state relay

RoHS

Green

Features

- Single-channel solid-state relay
- For use in DC and AC applications with up to 380 V peak
- Typical output current up to 4 A using CoolMOS™ S7 technology
- Logic-level control input
- Precise overtemperature protection
- Ultrafast overcurrent protection
- Dynamic Miller clamping
- High common-mode transient immunity CMTI > 200 kV/µs
- Input side supply from 2.85 V up to 24 V using current limiting resistor for V_{VCC1} > 3.5V
- Galvanically isolated input
- UL 1577 certification V_{ISO} = 5.7 kV (rms) for 1 min certification (planned)
- IEC 60747-17 certification V_{IOTM} = 8 kV (peak) for 1 min certification (planned)

Potential applications

- Industrial automation I/O cards
- Smart home I/O cards
- Online UPS/Industrial UPS
- Residential and commercial HVAC
- Industrial and servo drives

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC JESD47, JESD22, and J-STD-020.

Description



Typical application

iSSR60VxAxR1H Infineon solid-state relays are galvanically isolated solid-state relays in PG-DSO-22-3 package based on Infineon's benchmark CoolMOS™ transistors. They provide a typical output current of up to 4 A. The input logic pin operates on a wide input

voltage range from 3 V to 15 V using CMOS threshold levels to support 3.3 V microcontrollers and come with undervoltage lockout (UVLO) protection.

Energy transfer across the isolation barrier is realized using Infineon's coreless transformer technology. The devices come with ultra-fast acting protection features to protect against overcurrent and overtemperature. Active shutdown and dynamic Miller clamping enable to keep the relay in off-state even under demanding situations, such as electric fast transients.

Table 1 Ordering information

Product type	Output configuration	Typical load current	Certification	Package marking
iSSR60V4A0R1H	A (for AC and DC)	4 A	IEC 60747-17, UL 1577 (planned)	iSSR60V4A0R1H
iSSR60V2A5R1H	A (for AC and DC)	3 A	IEC 60747-17, UL 1577 (planned)	iSSR60V2A5R1H

Table of contents

1 Block diagram reference



Figure 2 Block diagram

2 Pin configuration and description

Pin configuration PG-DSO-22-3

Table 2 Pin configuration

Pin No.	Name	Function
1	*NC*	Not connected
2	*NC*	Not connected
3	*IN*	Logic control input
4	*VCC1*	Supply input
5	*GND1*	Reference for the input side
6	*GND1*	Reference for the input side
7	*NC*	Not connected
8	*NC*	Not connected
9	*D2*	Drain of MOSFET 2
10	*D2*	Drain of MOSFET 2
11	*S2*	Source of MOSFET 2
12	*NC*	Not connected
13	*GND2*	Reference for the output side
14	*OUT*	Gate voltage of the two switching MOSFETs
15	*MC*	Input for dynamic Miller clamping

(table continues...)

Table 2 (continued) Pin configuration

Pin No.	Name	Function
16	*BUF*	Connection to buffer capacitor
17	*CS*	Input for current sensor voltage
18	*GND2*	Reference for the output side
19	*TS*	Output for temperature sensor signal
20	*S1*	Source of MOSFET 1
21	*D1*	Drain of MOSFET 1
22	*D1*	Drain of MOSFET 1



Figure 3 PG-DSO-22-3 (top view)

Pin description (iSSR60V4A0RH1, iSSR60V2A5R1H)

- *IN*: Logic input control terminal, can be shorted with terminal *VCC1* for emulating a two-terminal input control.
- *VCC1*: Input side supply voltage.
- *GND1*: Input side reference voltage.
- *D1*: Drain of the switching MOSFET1. *D1* can be connected to *D2* for paralleling the two switching MOSFETs.
- *S1*: Source of the switching MOSFET1. *S1* can be connected to *S2* for paralleling the two switching MOSFETs.
- *GND2*: Output side reference voltage
- *OUT*: Gate voltage of the switching MOSFETs. This output is controlled by *IN*, *VCC1*, and potential triggering of the protection thresholds. Connecting any circuits to terminal *OUT* is not recommended
- *MC*: Connecting terminal of the coupling capacitor for dynamic Miller clamping. The terminal has to be kept floating, if the dynamic Miller clamp is not used
- *BUF*: Connecting terminal of the buffer capacitor for accumulating energy before turn-on
- *CS*: Input for the current sense signal. Terminal *CS* can be shorted to GND2 to disable overcurrent protection
- *TS*: A small capacitor value to GND2 can be added to this terminal for filtering the temperature sensor signal.
- *S2*: Source of the switching MOSFET2. *S2* can be connected to *S1* for paralleling the two switching MOSFETs
- *D2*: Drain of the switching MOSFET2. *D2* can be connected to *D1* for paralleling the two switching MOSFETs

3 Electrical characteristics and parameters

3.1 Absolute maximum ratings

Table 3 Absolute maximum ratings

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only. Operating the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Device reliability may be affected by exposure to absolute-maximum-rated conditions for extended periods of time. All voltages are referenced to their respective GND (GND1 for input side pins and GND2 for output-side pins) unless specified otherwise.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Input-to-output offset voltage	V_{OFFSET}	-1200		1200	V	[1] $V_{OFFSET} = \|V_{GND1} - V_{GND2}\|$
Input supply voltage	V_{VCC1}	-10		4.25	V	
Input logic voltage (terminal IN)	V_{IN}	-10		15	V	
Output voltage at terminal OUT	V_{OUT}	-0.3		20	V	Reference to GND2
Voltage at terminal MC	V_{MC}	-0.3		3.6	V	Reference to GND2
Voltage at terminals CS, S1, S2 and TS (static)	V_{CS} V_{S1} V_{S2} V_{TS}	-1.2		4	V	Reference to GND2
Voltage at terminals CS, S1, S2 and TS (dynamic)	$V_{CS,dyn}$ $V_{S1,dyn}$ $V_{S2,dyn}$ $V_{TS,dyn}$	-2		6	V	Reference to GND2, $0 < I_{x,dyn} <$ 10 mA, $t_p < 2$ µs, $d < 0.001$
Voltage at terminal BUF	V_{BUF}	-0.3		20	V	Reference to GND2
Drain-source voltage per MOSFET	V_{DS}			600	V	$T_J = 25$ °C
Input supply current	I_{VCC1}	0		120	mA	$T_J = 25$°C
Input logic current (terminal IN)	I_{IN}			10	mA	
Current at terminal OUT (static)	I_{OUT}	-10		10	mA	$V_{VCC1} = V_{IN} = 0$
Current at terminal OUT (dynamic)	$I_{OUT,dyn}$	-100		100	mA	$V_{VCC1} = V_{IN} = 0$; $t_p < 10$ µs for negative current pulses; $t_p <$ 1 µs for positive current pulses
Current at terminal MC (static)	I_{MC}	-6		6	mA	Reference to GND2
Current at terminal MC (dynamic)	$I_{MC,dyn}$	-100		100	mA	$t_p < 1$ µs; $d < 1$%
Current at terminals CS and TS	I_{CS}, I_{TS}	-1		1	mA	Reference to GND2
Current at terminal BUF (static)	I_{BUF}	-10		10	mA	
Current at terminal BUF (dynamic)	$I_{BUF,dyn}$	-1		1	A	$t_p < 1$ µs
Drain current per MOSFET	I_D	-4		4	A	$V_{VCC1} = V_{IN} = 3.3$ V, $T_a = 25$ °C, iSSR60V4A0R1H
Drain current per MOSFET	I_D	-3		3	A	$V_{VCC1} = V_{IN} = 3.3$ V, $T_a = 25$ °C , iSSR60V2A5R1H

(table continues...)

Table 3 (continued) Absolute maximum ratings

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only. Operating the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Device reliability may be affected by exposure to absolute-maximum-rated conditions for extended periods of time. All voltages are referenced to their respective GND (GND1 for input side pins and GND2 for output-side pins) unless specified otherwise.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Reverse diode current per MOSFET	I_F			1	A	V_{IN} = 0 V, T_A = 85 °C
Non-repetitive pulsed drain current per MOSFET	$I_{D,pulse}$	-40		40	A	T_C = 25 °C, pulse width is limited by $T_{J,max}$, iSSR60V4A0R1H
Non-repetitive pulsed drain current per MOSFET	$I_{D,pulse}$	-20		20	A	T_C = 25 °C, pulse width is limited by $T_{j,max}$, iSSR60V2A5R1H
Avalanche current, single pulse per MOSFET	I_{AS}			2.7	A	
Avalanche energy, single pulse per MOSFET	E_{AS}			0.45	mJ	I_D = 2.7 A, V_{DD} = 50 V
MOSFET dv/dt ruggedness	dv_{DS}/dt			20	V/ns	[2] V_{DS} = 0 V to 300 V
Reverse diode dv/dt ruggedness	dv_{SD}/dt			5	V/ns	[2] V_{DS} = 0 V to 300 V, I_{SD} ≤ 4 A, T_j = 25 °C
Maximum diode-commutation speed	di_f/dt			800	A/µs	V_{DS} = 0 V to 300 V, I_{SD} ≤ 4 A, T_j = 25 °C
Power dissipation, MOSFETs	$P_{D,MOS}$			1.08	W	T_A = 85°, iSSR60V4A0R1H, power equally distributed on both MOSFETs
Power dissipation, MOSFETs	$P_{D,MOS}$			0.96	W	T_A = 85 °C, iSSR60V2A5R1H, power equally distributed on both MOSFETs
Power dissipation, input side	P_{DIN}			200	mW	Control IC only, T_A = 85°C [3]
Power dissipation, output side	P_{DOUT}			4.5	mW	Control IC only, T_A = 85 °C [4]
High-level common-mode transient immunity of the solid-state isolator	$\|CM_H\|$			200	V/ns	V_{CM} = 1500 V
Low-level common-mode transient immunity of the solid-state isolator	$\|CM_L\|$			200	V/ns	V_{CM} = 1500 V
ESD robustness, human-body model	$\|V_{ESD,HBM}\|$	2			kV	[5]
ESD robustness, charged-device model	*ESD,CDM*			TC 1000		[6]
Junction temperature	T_J	-40		150	°C	
Storage temperature	T_{ST}	-55		150	°C	

1) For functional isolation operation only
2) The dv/dt has to be limited through appropriate measures, e.g., snubbers.
3) PG-DSO-22-3: derating of power above T_j = 130.8 °C with 10.4 mW/°C, layout 2s2p (JESD 51-5 / JESD 51-7).
4) PG-DSO-22.3: derating of power above T_j = 149.5 °C with 10.4 mW/°C, layout 2s2p (JESD 51-5 / JESD 51-7).

5) According to ANSI/ESDA/JEDEC-JS-001-2017 (discharging a 100 pF capacitor through a 1.5 kΩ series resistor).
6) According to ANSI/ESDA/JEDEC-JS-002-2014 (TC = highest test condition passed according to AEC-Q100-011 Rev D).

3.2 Thermal specifications

Table 4 Thermal specifications

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Characterization parameter, junction-to-package (top)	Ψ_{Jtop}		1.54		K/W	T_A = 85 °C, PG-DSO-22-3, reference design
Thermal resistance, junction-to-ambient	R_{THJA}			30	K/W	T_A = 85 °C, iSSR60V4A0R1H, reference design
Thermal resistance, junction-to-ambient	R_{THJA}			34	K/W	T_A = 85 °C, iSSR60V2A5R1H, reference design



Reference design



PCB stack design

Figure 4 Thermal reference design

3.3 Recommended operating conditions

Table 5 Recommended operating conditions

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Input supply voltage	V_{VCC1}	2.85	3.3	3.5	V	V_{VCC1} - V_{GND1}
Voltage at terminals CS (static)	V_{CS}	-0.5		2.7	V	V_{CS} - V_{GND2}
External input-supply capacitance including tolerances of the capacitor	$C_{VCC1,ext}$			4.7	nF	V_{VCC1} - V_{GND1}
External capacitance at terminal TS including tolerances of the capacitor	$C_{TS,ext}$			1.5	nF	V_{TS} - V_{GND2}
Ambient temperature	T_A	-40		125	°C	
Junction temperature of the solid-state isolator	T_J	-40		125	°C	
Junction temperature of the power MOSFETs	T_J	-40		150	°C	

3.4 Electrical characteristics

The minimum and maximum electrical characteristics include the spread of values over supply voltages and temperatures within the operating parameters. Minimum and maximum characteristics are verified by characterization/design. Electrical characteristics are tested in production at T_A = 25°C. Typical values represent the median values measured at supply voltage V_{VCC1} = 3.3 V, and T_A = 25°C. All voltages are referenced to their respective GND (GND1 for input side pins and GND2 for output-side pins). This is valid for all electrical characteristics unless specified otherwise.

3.4.1 Power supply

Table 6 Power supply

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
UVLO threshold, input side (power up)	V_{UVLOH1}	2.7	2.775	2.85	V	V_{VCC1} - V_{GND1}
UVLO threshold, input side (power down)	V_{UVLOL1}	2.6	2.68	2.75	V	V_{VCC1} - V_{GND1}
UVLO hysteresis, input side	V_{HYS1}	70			mV	V_{UVLOH1}- V_{UVLOL1}
Supply current at terminal VCC1	I_{VCC1}	14	16	19	mA	V_{VCC1} = 3.3 V, I_{OUT} = 0 mA
Standby supply current at terminal VCC1	$I_{VCC1,STBY}$		1.4	2.5	mA	V_{VCC1} = 3.3 V, V_{IN} = 0 V
Off-time before turn-on	$t_{OFF,VCC1}$	25			µs	[1] V_{VCC1} - V_{GND1} < V_{UVLOL1}

1) Parameter is not subject to production test - verified by design/characterization.

3.4.2 Logic input

Table 7 Logic input

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
IN low-input threshold voltage	V_{IL}	1.0	1.2		V	V_{IN} - V_{GND1}
IN high-input threshold voltage	V_{IH}		2.1	2.3	V	V_{IN} - V_{GND1}
IN low/high hysteresis	$V_{IN,HYS}$	0.7			V	V_{IH} - V_{IL}
IN pull down resistor	$R_{IN,PD}$	200			kΩ	V_{IN} = 2.5 V
Off-time before turn-on	$t_{OFF,IN}$	25			µs	[1] V_{VCC1} = 3.3 V, V_{IN} < $V_{IL,min}$, C_{BUF} = 68 nF

1) Parameter is not subject to production test - verified by design/characterization.

3.4.3 Gate drive

Table 8 Gate drive

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Output voltage	V_{OUT}	10	17	20	V	V_{OUT} - V_{GND2}, V_{VCC1} = V_{IN} = 3.3 V, I_{OUT} = 0 A
Low-level output resistance	R_{OL}	5	8.5	12	Ω	V_{VCC1} = 0, V_{OUT} < 0.5 V

3.4.4 Fast turn-on

Table 9 Fast turn-on

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Fast turn-on threshold (power up)	$V_{BUF,th}$	10.0	10.4	10.8	V	V_{BUF} - V_{GND2}

3.4.5 Dynamic Miller clamping

Table 10 Dynamic Miller clamping

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Dynamic Miller-clamp saturation current	I_{CLAMP}	500	1700		mA	1) V_{MC} = 2.5 V; V_{OUT} = 3 V
Low-level output resistance during dynamic Miller clamping	$R_{OL,MC}$	0.7	1.5	3.5	Ω	V_{MC} = 2.5 V, I_{OUT} = 10 mA
Input resistance terminal MC	R_{MC}	400	500	600	Ω	V_{VCC1} = 0 V, V_{MC} = 0.5 V

1) Parameter is not subject to production test - verified by design/characterization.

3.4.6 Overcurrent protection

Table 11 Overcurrent protection

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Overcurrent comparator-shutdown threshold	$\lvert V_{CS,th}\rvert$	185	200	215	mV	V_{CS} - V_{GND2}, V_{VCC1} = V_{IN} = 3.3 V
Overcurrent shutdown delay	$t_{PD,CS}$		0.375	1	µs	V_{CS} = 300 mV, V_{OUT} = 2.5 V
Overcurrent filter time	$t_{CS,filter}$	120	150	200	ns	1) $\lvert v_{CS}\rvert$ = 0.3 V

1) Parameter is not subject to production test - verified by design/characterization.

3.4.7 Overtemperature protection

Table 12 Overtemperature protection

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Overtemperature comparator threshold	$V_{TS,th}$	1.056	1.095	1.120	V	V_{IN} = 3.3 V, V_{TS} - V_{GND2}
Temperature-sensor bias current	$I_{TS,bias}$	40	50	60	µA	V_{VCC1} = V_{IN} = 3.3 V
Overtemperature shutdown delay	$t_{PD,TS}$			5	µs	V_{IN} = 3.3 V, V_{TS} = $V_{TS,th}$ - 20 mV
Temperature-sensor filter time	$t_{TS,filter}$	1.9	2.7	3.5	µs	1) V_{VCC1} = 3.3 V, V_{TS} = $V_{TS,th}$ -20 mV

1) Parameter is not subject to production test - verified by design/characterization.

3.4.8 MOSFET

Table 13 MOSFET

For applications with applied blocking voltage > 420V, customers are required to evaluate the impact of cosmic radiation in all applications at an early design phase.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	600			V	V_{Dx} - V_{GND2}, V_{GS} = 0 V, I_D = 1mA, T_J = 25 °C
Reverse diode forward voltage	V_{SD}		0.81		V	V_{VCC1} = V_{IN} = 0 V, I_F = 4 A, T_J = 25 °C, iSSR60V4A0R1H
Reverse diode forward voltage	V_{SD}		0.81		V	V_{VCC1} = V_{IN} = 0 V, I_F = 2.5 A, T_J = 25 °C, iSSR60V2A5R1H
Drain-to-drain a.c. leakage current	$I_{DSS,AC}$		370		µA	1) V_{IN} = 0 V, V_{D1-D2} = 230 V, f = 50 Hz sine wave, T_J = 25 °C, iSSR60V4A0R1H
Drain-to-drain a.c. leakage current	$I_{DSS,AC}$		240		µA	1) V_{IN} = 0 V, V_{D1-D2} = 230 V, f = 50 Hz sine wave, T_J = 25 °C, iSSR60V2A5R1H
Off-state drain current per MOSFET	$I_{DS,off}$	0		2	µA	V_{DS} = 600 V, V_{IN} = 0 V, T_J = 25 °C, iSSR60V4A0R1H
Off-state drain current per MOSFET	$I_{DS,off}$	0		2	µA	V_{DS} = 600 V, V_{IN} = 0 V, T_J = 25 °C, iSSR60V2A5R1H
Off-state drain current per MOSFET	$I_{DS,off}$		20		µA	1) V_{DS} = 600 V, V_{IN} = 0 V, T_J = 150 °C, iSSR60V4A0R1H
Off-state drain current per MOSFET	$I_{DS,off}$		15		µA	1) V_{DS} = 600 V, V_{IN} = 0 V, T_J = 150 °C, iSSR60V2A5R1H
Drain-source on-state resistance of a single MOSFET	$R_{DS(on)}$		50		mΩ	V_{VCC1} = V_{IN} = 3.3 V, I_D = 4 A, T_J = 25 °C, iSSR60V4A0R1H
Drain-source on-state resistance of a single MOSFET	$R_{DS(on)}$		80		mΩ	V_{VCC1} = V_{IN} = 3.3 V, I_D = 2.5 A, T_J = 25 °C, iSSR60V2A5R1H

(table continues...)

Table 13 (continued) MOSFET

For applications with applied blocking voltage > 420V, customers are required to evaluate the impact of cosmic radiation in all applications at an early design phase.

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Turn-on propagation delay input-to-output	$t_{d(on)}$		4.2		ms	[1] C_{BUF} = 68 nF, V_{DS} = 300 V, I_D = 4 A, V_{VCC1} = V_{IN} = 3.3 V
Turn-on rise time	t_r		156		ns	[1] C_{BUF} = 68 nF, V_{DS} = 300 V, I_D = 4 A
Turn-off propagation delay input-to-output	$t_{d(off)}$		7.33		µs	[1] C_{BUF} = 68 nF, V_{DD} = 300 V, I_D = 4 A
Turn-off fall time	t_f		158		ns	[1] C_{BUF} = 68 nF, V_{DS} = 300 V, I_D = 4 A

1) Parameter is not subject to production test - verified by design/characterization.

4 Insulation and safety-related specifications

Table 14 Insulation specification

Description	Symbol	Characteristic	Unit
Safety limiting values			
Maximum ambient safety temperature	T_S	150	°C
Maximum input-side power dissipation at T_A = 85°C[1)]	P_{SI}	200	mW
Maximum output-side power dissipation at T_A = 85°C[2)]	P_{SO}	4.5	mW
External clearance	*CLR*	> 8	mm
External creepage	*CPG*	> 8	mm
Comparative tracking index	*CTI*	> 600	–
Isolation capacitance	C_{IO}	2.9	pF
Overvoltage category according to IEC 60664-1, Table F.1 for rated mains voltage ≤ 300 V (rms) for rated mains voltage ≤ 600 V (rms) for rated mains voltage ≤1000 V (rms)		 I-IV I-III I-II	–
Reinforced insulation according to IEC 60747-17 (planned)			
Climatic classification		40/125/21	–
Apparent charge, method a $V_{pd(ini),a} = V_{IOTM}$, $V_{pd(m)} = 1.6 \times V_{IORM}$, t_{ini} = 1 min, t_m = 10 s	q_{pd}	< 5	pC
Apparent charge, method b $V_{pd(ini),b} = V_{IOTM} \times 1.2$, $V_{pd(m)} = 1.875 \times V_{IORM}$, t_{ini} = 1 s, t_m = 1 s	q_{pd}	< 5	pC
Isolation resistance at $T_{A,max}$; V_{IO} = 500 V_{DC}, T_A = 125°C	R_{IO}	> 10^{11}	Ω
Isolation resistance at T_S; V_{IO} = 500 V_{DC}, T_S = 150°C	R_{IO_S}	> 10^9	Ω
Maximum rated transient isolation voltage	V_{IOTM}	8000	V (peak)
Maximum repetitive isolation voltage	V_{IORM}	1200	V (peak)
Maximum working isolation voltage	V_{IOWM}	848	V (rms)
		1200	V (DC)
Impulse voltage	V_{IMP}	8000	V (peak)
Maximum surge isolation voltage for reinforced isolation; $V_{TEST} \geq V_{IMP} \times 1.3$	V_{IOSM}	11000	V (peak)
Recognized under UL 1577 (planned)			
Insulation withstand voltage (60 s)	V_{ISO}	5700	V (rms)
Insulation test voltage (1 s)	$V_{ISO,TEST}$	6840	V (rms)

1) IC input-side power dissipation is derated linearly at 10.4 mW/°C above 130.8 °C
2) IC output-side power dissipation is derated linearly at 10.4 mW/°C above 149.5 °C

5 Typical characteristics

Unless otherwise noted,the measurements are done with V_{VCC1}= 3.3 V.



Figure 5 **Input supply current vs. temperature**



Figure 6 **UVLO threshold input side (power up) vs. temperature**



Figure 7 **Overtemperature comparator threshold voltage vs. temperature**



Figure 8 **Overcurrent comparator threshold voltage vs. temperature**



Figure 9 **Temperature sensor voltage vs. temperature**



Figure 10 **Low level output resistance vs. temperature**



Figure 11 **Low-level output resistance during dynamic Miller clamping vs. temperature**



Figure 12 **On-state resistance per MOSFET vs. temperature (iSSR60V2A5R1H)**



Figure 13 **On-state resistance per MOSFET vs. temperature (iSSR60V4A0R1H)**



Figure 14 **Reverse diode forward voltage vs. temperature (iSSR60V2A5R1H)**



Figure 15 **Reverse diode forward voltage vs. temperature (iSSR60V4A0R1H)**



Figure 16 **Maximum drain current per MOSFET (current equal in both MOSFETs)**



Figure 17 **Maximum power dissipation per MOSFET (power dissipation equal in both MOSFETs)**

6 Timing diagrams



Figure 18 UVLO behavior



Figure 19 Turn-on and turn-off propagation delay, rise and fall time: a) control via terminal *IN*, b) control with terminal *IN* shorted to terminal *VCC1*



Figure 20 a) Over-temperature protection timing, b) Over-current protection timing



Figure 21 a) Off-time before turn-on, b) off-time after protection (example of overcurrent protection)

7 Functional description

The iSSR60VxAxR1H ICs from Infineon are compact, general-purpose solid-state relays. They are configured for use in both DC and AC applications. They offer advanced ultra-fast protection features enabling fast and easy design of highly reliable systems.

The integrated galvanic isolation between the input control side and the driving output stage grants additional safety. The solid-state relays ICs support direct connection of various signal sources like microcontrollers.

7.1 Input side

7.1.1 iSSR input-side supply

The input side of the iSSR product family is 3.3 V compatible and operates best with an input voltage tolerance of 5%. The power-up undervoltage threshold voltage is V_{UVLOH1}. It ensures sufficient output voltage for operating the output. The power-down undervoltage threshold is V_{UVLOL1}. The integrated supply is based on a shunt regulator that emulates a diode structure to simplify the designs. The device can then be supplied even by a voltage rail that exceeds the operating range by using a current-limiting resistor placed in series to the supply terminal *VCC1*. If no suitable resistor is used in series to the terminal *VCC1* for limiting the current, staying within the operating parameters is recommended to avoid unnecessary power dissipation in the input-side control IC.

The input side of the Infineon solid-state relay contains an integrated voltage supply buffer capacitor. External buffer capacitors for the supply voltage are not necessary, but can be used. The external buffer capacitance should not exceed $C_{VCC1,ext}$ for supply voltages with large tolerances . However, if it can be guaranteed that the supply voltage never exceeds 3.5 V under any circumstance, the external capacitance can be higher.

In addition, the iSSR family provides a strong reverse-bias capability for the supply terminal *VCC1*. This enables all variants to operate in a differential operation with respect to their terminals *VCC1* and *GND1*.

A minimum off-time $t_{OFF,VCC1}$ is required between the turn-off and turn-on signals to establish a defined "off" state on the output side of the isolator.

The products in the iSSR family can reset the protection at either terminal *VCC1* or terminal *IN*. Before any reset, ensure that the reset time is more than $t_{OFF,IN}$ or $t_{OFF,VCC1}$ before turning the protection event on again.

7.1.2 iSSR logic input

The iSSR family offers separate supply and control terminals. The control logic thresholds V_{IL} and V_{IH} at terminal *IN* are 3.3 V CMOS compliant and can be controlled directly from standard CMOS logic outputs. Note that the signal level at terminal *IN* can be substantially higher than the supply voltage at terminal *VCC1*. For example, it is possible to apply a 5 V signal while V_{VCC1} = 3.3 V. The output acts in phase with the input control signal at terminal *IN*. Before turning on, a minimum off-time ($t_{OFF,IN}$) must be considered for resetting the output side. If the equivalent input capacitance of the MOSFET is more than 100 pF, off times longer than $t_{OFF,IN}$ might be needed.

The logic input is also safeguarded against reverse biasing. It can endure negative voltages with reference to *GND1* as stated in the absolute maximum ratings.

A new reset procedure has to be performed after a turn-off triggered by a protection event. The products in the iSSR family can perform this reset at either terminal *VCC1* or terminal *IN*. Before any reset, ensure that the reset time is more than $t_{OFF,IN}$ before turning on again.

The solid-state relay can also operate with externally shorted terminals *VCC1* and *IN*. It is important to verify that sufficient current is supplied together with the 3.3 V control signal.

7.2 Output side

7.2.1 Fast turn-on

All variants of the iSSR products provide the fast turn-on feature. This further enforces the turn-on current by accumulating charge in an external buffer capacitor at terminal *BUF*. If the voltage at terminal *BUF* is equal or higher than the buffer threshold voltage $V_{BUF,th}$ and a turn-on condition is given on the control side, the accumulated charge is released to terminal *OUT*.



Figure 22 Fast turn-on feature of iSSR60V4A0R1H and iSSR60V2A5R1H

It is recommended to use a buffer capacitance of minimum 56 nF +/-10% to avoid a fast turn-on that yields an insufficient gate-source voltage for the power MOSFETs for iSSR60V4A0R1H. The related capacitance for iSSR60V2A5R1H should be a minimum of 39 nF +/-10%.

7.2.2 Normal turn-off

The normal turn-off feature is implemented in all variants. A turn-off signal from the input side activates the integrated depletion FET. The depletion FET discharges the gate node of the operating power transistors. The sink current of the iSSR family products is dimensioned to discharge the switching transistors within a few microseconds.



Figure 23 Normal turn-off

7.2.3 Fast turn-off

Overcurrent or overtemperature events trigger the fast turn-off feature of the products in the iSSR family. The fast turn-off feature enables these products to shut down the power transistors inside their safe operating area particularly during high-load operations. The iSSR family's saturation current of the fast turn-off is dimensioned to discharge the switching transistors faster than in a normal turn-off.



Figure 24 Fast turn-off

7.2.4 Dynamic Miller clamping (DMC)

The dV/dt applied by the connected AC voltage creates capacitive displacement currents through the parasitic capacitances of a power transistor. This can lead to a parasitic turn-on of the power switch during its "off"-state by increasing the voltage at the gate node of the power switch. The following three major effects can cause dV/dt to occur in installations:

- Surge voltages
- Fast electric transients (burst)
- dV/dt of the line voltage

  The dV/dt of the line voltage results in a relatively slow dV/dt of 320 V * 2*π * 50 Hz ~ 100 V/ms in 230 V AC grids. Many power transistors are inherently robust against parasitic turn-on under this condition. However, surge voltages and fast electric transients result in a much faster dV/dt and power transistors benefit from the dynamic Miller clamping feature

The dV/dt appearing at the drain also injects a current into the related terminals *MC* and activates the dynamic Miller clamp FET. The clamping FET ensures that the power switch is kept in the “off” state. It is activated by connecting the power switch's drain to terminal *MC* with a suitable capacitor.

Clamping elements such as Zener diodes between terminals *MC* and *GND2* ensures that the device stays below the absolute maximum ratings.

7.2.5 Overcurrent protection

The overcurrent protection feature detects excessive positive or negative current through the power transistor. It uses the voltage drop at an external shunt resistor to trigger a comparator with a fixed threshold $|V_{CS,th}|$ at terminal *CS*. The dimensioning of the shunt follows this equation:

$$R_{sh} = \frac{|V_{CS,\,th}|}{I_{pk,\,max}} \quad (1)$$

Note that $V_{CS,th}$ can be positive or negative. Once triggered, the protection reacts quickly and turns off the iSSR power transistors in a very short time. This allows the iSSR family to support the AC15 system tests according to IEC 60947-5-1 under appropriate operating conditions. The integrated noise filter has a filter time of $t_{CS,filter}$ and can be backed up by an external RC filter. However, having as little external filtering as possible is recommended to get a quick reaction time in case of an overcurrent condition.

The triggering of the overcurrent protection feature leads to the latched turn-off of the power switch and requires a reset on the input side.

7.2.6 Overtemperature protection

The overtemperature protection feature of the Infineon iSSR family uses the on-chip integrated temperature sensor of the iSSR's power MOSFETs.

The iSSR family products provide a constant bias current $I_{TS,bias}$ for the temperature sensor. The constant current generates a temperature-dependent voltage at the temperature sensor. The sensor voltage is connected to terminal *TS*, and the terminal voltage is compared to the threshold $V_{TS,th}$. The integrated comparator includes a noise filter of duration $t_{TS,filter}$ to safely detect the sensor signal that can be complemented optionally by an external capacitor for filtering at terminal *TS*. The external capacitor must be below the maximum value of $C_{TS,ext}$. If no filter is placed, it is recommended to keep this pin open.

The triggering of the overtemperature protection feature leads to the latched turn-off of the power switch and requires a reset on the input side.



Figure 25 Schematic of the overtemperature protection circuit

7.2.7 Switching transistors

The switching transistors are realized in CoolMOS™ S7 technology and specified in the absolute maximum ratings and the electrical characteristics. Exceeding the absolute maximum ratings in one or even more parameters can cause irreversible damage to the MOSFETs. The two MOSFETs can be connected in series or in parallel.



Figure 26 MOSFETs in parallel (a) for DC applications and series (b) connection for AC applications

8 Application section

Infineon is providing this information as a courtesy only and without acknowledging any legal obligation. Information in the following application chapters is not part of the Infineon component specification, and Infineon does not warrant its accuracy or completeness. Infineon's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Adaptation of the supply voltage

The Infineon SSR family iSSR60VxAxR1H is best operated from a voltage source of 3.3 V, such as directly from a microcontroller's supply. Please note that normally, the pull-down device of general-purpose I/O terminals or high-current terminals is stronger than the pull-up device. Thus, it is better to use the pull-down device to control the voltage supply of the Infineon SSI as shown below.



Figure 27 Examples of application relevant control options

The left part in the figure (option a) shows a logic IC supplied with 5 V, which provides a 5 V control signal, while the Infineon SSI is supplied with 3.3 V. This simplifies the interfacing as no downward level shifters are required.

Option b shows a simple option for the supply scheme. Terminal *IN* is connected to 3.3 V and terminal *GND1* is connected to the driving port of the microcontroller. The Infineon SSR's output is inverted to the control signal at *IN*. This option requires ports that are able to sink at least the maximum value of I_{IN}. If not, the effective supply voltage V_{IN} - V_{GND1} may not reach 3.3 V and the IC can stay in the undervoltage lockout (UVLO) mode or is not supplied correctly.

Option c) connects the supply terminal *VCC1* to a voltage higher than 3.3 V (for example, 24 V). In these cases, resistor R2 acts as a current-limiting resistor. The value for the current limit is the typical value of I_{VCC1}. This results in a limiting resistor value of

$$R2 = \frac{V_{\text{supply}} - V_{\text{VCC1, op, max}}}{I_{\text{VCC1, typ}}} = \frac{24\ \text{V} - 3.5\ \text{V}}{16\ \text{mA}} = 1281\ \Omega \quad (2)$$

A selection of R2 = 1.3 kΩ is sufficient. Of course, worst-case conditions and tolerances of the supply voltage V_{supply} also need to be considered. Even though inexpensive, the solution of using a current-limiting resistor may not be particularly efficient, depending on the resistor's power dissipation. Dimensioning R2 according to the maximum supply current $I_{VCC1,max}$ results in higher losses inside the iSSR. Particularly when operating several Infineon SSR products, it is often more efficient to place a DC-DC-converter with a low-tolerance output voltage of 3.3 V instead of using a current-limiting resistor for each Infineon SSR.

Usually, simple microcontrollers do not have high-current I/O terminals. In such cases, use an interface transistor for driving with a single control signal. This means that terminals *VCC1* and *IN* are connected together. Such options using small-signal FETs are shown below.



Figure 28 Interfacing with an inverter circuit

8.2 Grounding reference of current and temperature sensor signals

The two sensor signals of the current sensor (shunt) and the temperature sensor must refer to a single ground reference. It is good engineering to refer the overall ground to one of the sensors.

The left part shows an AC switch configuration. The iSSR family uses the integrated temperature sensor of one of the MOSFETs. The current measurement at terminal *CS* is more time-critical compared to the temperature sensing as it needs to react within a few hundreds of nanoseconds. Therefore, one of the shunt terminals is taken as the reference of the sensor signals. The example in the figure below utilizes the upper terminal of the shunt resistor R_{Sh} as the reference GND2. Direct connection of PCB traces from terminal *GND2* to the shunt and parallel routing of the current sense signal and its reference GND2 is mandatory to achieve the smallest signal distortion and filtering effort.

It is recommended to place the shunt in closest proximity to the source terminals *S1* and *S2* in order to keep the stray inductance L_σ as small as possible. Any stray inductance of the layout negatively affects the signal quality of the temperature sense voltage V_{TS}. However, temperature sensing can be easily filtered because the thermal capacitance of the switch allows the temperature to increase very slowly.

Please note that in AC configurations, the gate-source voltage of T1 $V_{GS,T1}$ is directly referenced to GND2 while the gate voltage of T2 $V_{GS,T2}$ is lowered by means of the shunt voltage V_{Sh} without a noticeable effect with respect to performance.



Figure 29 Grounding scheme for AC switch with integrated temperature sensor (a) and with PTC temperature sensor (b)

In DC switch configurations such as in the right part of the figure, follow the same guidelines for placing and routing the current sensor and the temperature sensor signals in the same way as for AC switch configurations. The shunt is placed symmetrically between the two source terminals to enable symmetrical switching of the two integrated MOSFETs.

8.3 Buffer capacitor dimensioning for fast turn-on

The fast turn-on feature enables high-current and high-voltage solid-state relays because it allows a high turn-on gate current that charges the gate capacitance very fast beyond the Miller voltage level. Leaving terminal *BUF* unconnected may lead to device malfunction or to the damage of the power switches due to an unsuitable turn on. See the "Fast turn-on" section in the "Functional description" chapter for more information.

The calculation of the buffer capacitor is simple, but yet essential to ensure a proper dimensioning of the fast turn-on. The gate voltage after the fast turn-on procedure should be in the range of 7.5 V to 8 V.

Because there is only one MOSFET of an AC configuration in blocking mode while the other MOSFET is in zero-voltage mode, the gate charge is derived as shown in the figure below.



Figure 30 Gate charge construction for AC switch configuration (common source)

In an AC configuration of the switching transistor, there is always one switch that is in blocking mode. The other switching transistor is in freewheeling mode because its body diode or freewheeling diode is in forward bias. Therefore, only one transistor passes the Miller effect. The black/red graph shows a typical curve of the gate voltage V_G as a function of the gate charge Q_G for a MOSFET that is switched at a voltage lower than (for example, 2/3) of the breakdown voltage. The blue curve is the gate charge of a MOSFET under zero-voltage condition (V_{DS} = 0). The blue curve has usually the same slope as the red branch.

The minimum capacitance $C_{BUF,min}$ to be connected to terminal *BUF* is

$$C_{BUF,\,min} = 1.2 \cdot \frac{Q_{M1} + Q_{M2}}{V_{BUF,\,th,\,min} - V_{G,\,min}} \tag{3}$$

When Q_{M1} and Q_{M2} are the related gate charges at the end of the fast turn-on when reaching $V_{G,min}$. $V_{BUF,th,min}$ is the minimum fast turn-on comparator threshold voltage. $V_{G,min}$ is the minimum gate-source voltage $V_{GS,min}$ of the switching transistors. A safety factor of 1.2 covers the gate charge tolerance of the switching transistors.

For using iSSR60V4A0R1H as an AC switch, a drain-source voltage of 300 V, and a minimum gate-source voltage $V_{G,min}$ = 8 V, the minimum buffer capacitance $C_{BUF,min}$ is:

$$C_{BUF,\,min} = 1.2 \cdot \frac{58\ \text{nC} + 42\ \text{nC}}{10\ \text{V} - 8\ \text{V}} = 50\ \text{nF} \tag{4}$$

For using iSSR60V4A0R1H as a DC switch with both MOSFETs in parallel, both MOSFETs have the characteristic of MOSFET M1 as per the above figure.

The table below shows the minimum buffer capacitors to be used with iSSR60V4A0R1H and iSSR60V2A5R1H in AC and DC configurations. The next higher value of the E12 series of capacitors is used.

Table 15 Minimum buffer capacitors

Configuration	iSSR60V4A0R1H	iSSR60V2A5R1H
AC	56 nF	33 nF
DC	56 nF	39 nF

8.4 Using the overcurrent protection feature mit iSSR60VxAxR1H

The overcurrent protection is a shunt voltage controlled feature that acts within a few 100 nanoseconds. The calculation of the shunt value considers the tolerances of the supply voltage, peak values in case of AC current, and the tolerances of the IC.

The calculation for covering protection at $I_{load,\,rms}$ = 4 A follows this flow:

First, the peak load current including an overload tolerance of 40% is calculated:

$$I_{pk,\,max} = 1.4 \cdot \sqrt{2} \cdot 4\,A = 7.92\ A\ peak \tag{5}$$

Then the worst-case currents are calculated by considering the IC's tolerances:

$$\begin{aligned} I_{pk,\,trig,\,min} &= I_{pk,\ max} \frac{v_{CS,\,th,\,min} + 10\,mV + 20\,mV}{v_{CS,\,th,\,typ} + 20\ mV} = 7.74\,A\ peak \\ I_{pk,\,trig,\,max} &= I_{pk,\ max} \frac{v_{CS,\,th,\,max} + 10\,mV + 20\,mV}{v_{CS,\,th,\,typ} + 20\ mV} = 8.82\,A\ peak \end{aligned} \tag{6}$$



Figure 31 Worst-case current sense trigger thresholds

As the protection should not trigger for the minimum overcurrent comparator threshold, the shunt resistor value is:

$$R_{Sh,\,max} = \frac{v_{CS,\,th,\,min} + 10\,mV + 20\,mV}{I_{pk,\,trig,\,max}} = 24.4\,m\Omega \tag{7}$$

The above equation results in a selected resistance of R_{Sh} = 22 mΩ.

8.5 Using the dynamic Miller clamping feature

Connecting a capacitor between the input terminal *MC* and the drain terminals of the switching transistors activates the dynamic Miller clamping feature that is available in the Infineon iSSR family. Leave terminal *MC* to float to deactivate the feature. The dynamic Miller clamp reinforces the strong, yet limited pull-down capability of Infineon SSR in case that high dV_{DS}/dt events occur at the switched transistors. This is in particular important during the off

state if fast electric transients (bursts) occur. Even though there is usually no dedicated gate resistor in use, transients might lead to a parasitic turn-on of the switched transistor by pulling the gate higher than its gate-source threshold voltage.

The dimensioning of the coupling capacitors considers the fastest occurring dV_{DS}/dt rates that appear in the application. In AC applications, bursts according to IEC 61000-4-4 can be a reference that specifies very steep pulses. However, the resulting pulses that stress the device under test have a lower amplitude and slope due to the cabling inductance and capacitance. An assumption for dV_{DS}/dt can be, for example, 10 V/ns and the coupling capacitance may be 1 pF. Please note that one of the two capacitors is shorted bypassed to GND2 by the related switched transistor in parallel. Thus, the only one capacitor is coupling the dV_{DS}/dt signal.



Figure 32 Dynamic Miller clamp options with Zener diode (a), parallel resistor (b) and series resistor (c)

In the above-mentioned example, the coupled capacitive current into terminal *MC* is 10 V/ns * 1 pF = 10 mA. This would generate a voltage at terminal *MC* of 10 mA * R_{MC} = 5 V. Even though the static absolute maximum voltage rating at *MC* is v_{MC} = 3.6 V, the dynamic current $I_{MC,dyn}$ for sporadic events (duty cycle < 1%, pulse duration < 1 µs) that is injected into this terminal can be applied for pulsed stress. Therefore, clamping elements, such a 3.3 V clamping Zener diode at terminal *MC* to reduce voltages above the Zener voltage might not be needed. However, special care needs to be taken at the evaluation of the highest dV/dt in systems. Other clamping options are a resistor between terminal *MC* and *GND2* that would take a portion of the coupled capacitive current, or applying a series resistor that generates enough voltage to keep the limits according to the figure above.

8.6 Inductive energy clamping methods

Solid-state relays are often used in combination with loads that have an inductive portion. The inductive portion generates an overvoltage condition if the isolator's output is turned off. The amplitude of the overvoltage can exceed the switching transistor's breakdown voltage. Therefore, a clamping element is needed to limit the drain-source voltage and the drain-source voltage slew-rate at turn-off of the switching transistor. Various options are possible:

- TVS (transient voltage suppressor) diodes
- Varistors
- Free-wheeling diodes (only in DC operation)
- Snubbers and others

Special care is required for the dimensioning and selection of the related components depending on the application's operating range. For example, two or even more TVS diodes may be required to fulfill the datasheet specifications of the clamping element. Combinations of the above-mentioned options may be considered to create an optimized clamping solution.



Figure 33 **Example of a drain-to-drain TVS diode D_{Cl} as a clamping element in an AC switch configuration (a) and drain-source clamping in DC switch configuration without inductive load freewheeling (b) and with load freewheeling (c)**

The clamping elements must be placed in closest proximity of the Infineon SSR to minimize the stray inductance between the drain terminals and the clamping element. As dV_{DS}/dt is limited for power transistors, a snubber enables lower dV/dt values. The capacitive portion of an RC snubber is related to the dV/dt at turn off. For example, a turn-off at the level of the non-repetitive drain current of 40 A and a target dV/dt = 20 V/ns requires a snubber capacitance of

$$C_{\text{snubber}} = \frac{I_{pk}}{\frac{dv}{dt}} = \frac{40\text{A}}{20\frac{\text{V}}{\text{ns}}} = 2\,\text{nF} \tag{8}$$

The resistive part of the RC snubber is required to not trigger the overcurrent protection feature at turn on. Please note that the instantaneous, single-pulse power loss of the snubber's resistive part must endure the charging energy and power of the capacitor that is

$$P_{R,\,\text{snubber}} = I^2 R_{\text{snubber}} \quad ; \quad E_{R,\,\text{snubber}} = I^2 R_{\text{snubber}} \cdot \Delta t \tag{9}$$

In DC systems with an inductive load, such as brake magnets of motor brakes, the clamping is often placed at the load. However, stray inductances can occur due to wiring, etc. that are not clamped. To mitigate detrimental effects of the unclamped stray inductance, still clamping elements may be necessary to be placed from the drain to the source of the switching transistors.

8.7 Operation with pulse-width modulation (PWM)

The operation under the PWM scheme is possible with the iSSR family. Care needs to be taken for the startup of the PWM as the fast turn-on feature increases the turn-on propagation delay. Therefore, the PWM on time needs to be longer than the turn-on propagation delay for a guaranteed turn-on. This is shown in part a) of the figure below. After the turn-on, both the buffer capacitor and the output is further charged. After turn-off, the buffer capacitor discharges according to its leakage current characteristic which is usually very low. In a PWM regime of several hertz, the voltage at terminal *BUF* may still be above the fast turn-on threshold $V_{\text{BUF,th}}$ for the next rising edge of the control signal. This results in an instantaneous turn on with respect to IN.



Figure 34 PWM operation with long and short on-time

If the PWM on-time is shorter than the time that is required to reach the fast turn-on threshold $V_{BUF,th}$, turn-on does not occur in this particular cycle shown in part b) of the above figure. The fast turn-on threshold $V_{BUF,th}$ is reached only in a later cycle, causing a delay for energizing the load. Note that in part b), the typical static output voltage V_{OUT} may never be reached with low on-times of the PWM. In such cases, special care needs to be taken for the power loss calculation of the integrated MOSFETs.

8.8 Calculation of MOSFET losses and junction temperature

The calculation of the MOSFETs' losses is essential for iSSR60V4A0R1H and iSSR60V2A5R1H for avoiding excessive junction temperatures. As the operating switching frequency is usually very low (<<1 Hz), the switching losses can be neglected. The power dissipation inside each of the MOSFETs is

$$P_{D,MOS}(T_J) \quad = \quad I_D^2 \cdot R_{ds(on)}(T_J)$$

The power dissipation of the MOSFETs causes a self-heating of the MOSFETs that requires a two-step approach. The calculation steps are:

1. Calculate the MOSFET's losses based on the ambient temperature condition
2. Calculate the self-heating relative to the ambient temperature using the thermal resistance junction to ambient using

   $\Delta T_J = P_{D,MOS} \cdot R_{th,j-a}$
3. Re-calculate the losses based on the ambient temperature and the self-heating using $T_J = T_A + \Delta T_J$
4. Re-calculate the resulting self heating
5. Calculate the junction temperature (like Step 3)

For example, the losses at an ambient temperature of T_A = 60°C (→ $R_{ds(on)}$(60°C) = 62 mΩ) and a drain current of I_D = 2 A DC can be calculated with

$$P_{D,MOS}(60°C) = I_D^2 \cdot R_{ds(on)}(60°C) = (2\text{A})^2 \cdot 62\text{m}\Omega = 248\text{mW}$$

The self heating is therefore

$$\Delta T_J = P_{D,MOS} \cdot R_{th,j-a} = 0.248\text{W} \cdot 30\frac{\text{K}}{\text{W}} = 7.44\text{K}$$

Stepping through items 3, 4, and 5 of the above list results in a junction temperature of 67.7°C.

A further iteration is possible; however, the precision improvements become extremely small.

The characterization parameter Ψ_{Jtop} helps to calculate the steady-state junction temperature for a specific operating condition in the application. It is for estimation purposes under natural convection cooling. This thermal measurement can be compared with a calculated value from equipment such as an infrared camera. The related equation to use is

$T_J = P_{D,MOS} \cdot \Psi_{Jtop} + T_{top}$

with T_{top} being the surface temperature above the MOSFET.

8.9 Electro-magnetic interference (EMI) mitigation methods for iSSR60VxAxR1H

Infineon's iSSR family of solid-state relays have built-in spread spectrum techniques that reduce the noise power level at one frequency. Depending on the end equipment, additional components and PCB layout considerations are needed to meet the EMI performance. The system designer can select which of the measures work to minimize EMI depending on the overall system constraints and end equipment regulation standards (Class A or Class B).

The measures listed below reduce emissions by providing a capacitive return path from the secondary side to the primary side or by increasing the common mode (CM) loop impedance with an inductive component on the primary side.

- **Capacitive Return Paths:** Use a discrete Y capacitor between the primary ground and secondary ground. Sometimes the system design requires a Y capacitor for safety purposes as a capacitive return path. For functional isolation a normal capacitor with sufficient voltage rating can be used.
- **Inductive Components:** A pair of ferrite beads or a CM choke with a high frequency impedance in the range of 600 Ω to 10 kΩ may be placed in series with the system supply or VCC pin and GND1 pin supply on the primary side. A similar arrangement can be placed on the control signal input or IN pin and GND1 pin if a separate control signal is used.
- **Input RC:** By placing a resistor in series with the input bias supply and a capacitor in parallel, the circuit prevents high-frequency components from entering the DC supply line, reducing electromagnetic interference (EMI), and improving stability.



Figure 35 Example EMI Mitigation – Common mode choke CM1/CM2, pi-filter with ferrite bead FB1/FB2, Y1/Y2 capacitors

As shown in the figures below, different EMI mitigation schemes can be applied to the iSSR60VxAxR1H family of solid-state isolators to meet the EMC standards under test. Standalone or a combination of the mitigation techniques usually work together to meet EMI. For example: Y capacitors + Ferrite Bead or Ferrite beads only or Y-capacitors +common mode choke.

(A) or (B) CM chokes (2.2 kΩ @ >100 MHz) or Ferrite Beads (2.2 kΩ @ > 100 MHz) for reducing noise peaks greater than 100 MHz

(C) R1 / C1: higher R1 (75 Ω to 150 Ω) based on input voltage limits > 800 MHz reduces high frequency peaks

R1 sizing guidelines as per equation 1 in the earlier section 7.1 of the datasheet should be considered. VCC1 / IN of the IC must not go below UVLO (2.85 V) under all operating conditions.

(D) Y2 capacitors (in series below the IC) – for solving noise peaks at fundamental frequencies (100 MHz, 200 MHz, 300 MHz ....up to 800 MHz)

(E) & (F) Y2 capacitors (in parallel top and bottom of the IC) – for solving noise peaks at fundamental frequencies (100 MHz, 200 MHz, 300 MHz up to 800 MHz)



Figure 36 **Example EMI Mitigation – Common mode choke CM1/CM2, pi-filter with ferrite bead FB1/FB2, Y1/Y2 capacitors**

Different layout techniques such as Faraday shielding depending on both the system EMI requirements and the system dielectric withstand testing (HiPot) parameters are possible. An optimal layout is shown in the figure below with these considerations:



Figure 37 **Layout reference (red: TOP, brown: Inner1, light blue: Inner2, dark blue: BOT)**

- Separating the input ground and connecting via common mode choke or ferrite bead
- Using Faraday shield
- Stitched vias for low impedance ground planes



Figure 38 Evaluation board of iSSR60V4A0R1H meeting limits for fully anechoic room as per EN55032 / CISPR32 Class B for 3 m radiated emission scan (a: peak measurement, b and c: additional quasi-peak measurements at 880 MHz (pass) and 950 MHz (pass))

Using the Y capacitors, a Faraday shield and a common-mode choke, EVAL-iSSR60V4A0R1H evaluation board meet the CISPR32 / EN55032 Class B Radiated EMI standards as required for light industrial, commercial, and residential application. Here, the common-mode choke reduces the flow of CM current into the interfacing ground plane of the control circuitry.

Further EMI mitigation details can be found in the EMI mitigation application note on our solid-state isolators web page (www.infineon.com/ssr).

9 Package dimensions



Figure 39 PG-DSO-22-3 (Plastic (green) dual small outline package, 300 mil)

10 Revision history

Document version	Date of release	Description of changes
v0.10	2024-10-24	Initial official release
v0.20	2025-05-04	Updated parameters
v0.30	2026-02-25	Updated document, preliminary datasheet
v1.0	2026-06-30	Updated document, datasheet

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-06-30

Published by

Infineon Technologies AG

81726 Munich, Germany

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference
IFX-gzb1730903869467

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.