

IRXFR7446TR

PPD-98034A

Power MOSFET Surface Mount (D-Pak) 40V, 56A, N-channel Technology

Features


- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully characterized Capacitance and Avalanche SOA
- Enhanced body diode dv/dt and di/dt Capability
- Lead solder dipped

Product Summary

- BV_{DSS} : 40V
- I_D : 56A
- $R_{DS(on),max}$: 3.9m Ω
- Q_G,max : 130nC

Potential Applications

- Brushed Motor drive applications
- BLDC Motor drive applications
- PWM Inverterized topologies
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters



Product Validation

JESD-22 Qualification

Description

IR HiRel technology provides high performance power MOSFETs. The combination of low $R_{DS(on)}$ and low gate charge reduces the power losses in switching applications such as DC-DC converters and motor controllers. These devices retain all the well-established advantages of MOSFETs such as voltage control, fast switching and temperature stability of electrical parameters. The package is offered in lead solder dipped.

Ordering Information

Table 1 **Ordering options**

Part number	Package	Part Marking	Standard Pack	
			Form	Quantity
IRXFR7446TR	D-Pak	XFR7446	Tape and Reel	500

Power MOSFET Surface Mount (D-Pak)

Table of contents

Table of contents

Features 1

Potential Applications..... 1

Product Validation..... 1

Description 1

Ordering Information..... 1

Table of contents..... 2

1 Absolute Maximum Ratings 3

2 Device Characteristics 4

2.1 Electrical Characteristics4

2.2 Source-Drain Diode Ratings and Characteristics5

2.3 Thermal Characteristics5

3 Electrical Characteristics Curves..... 6

4 Test Circuits12

5 Package Outline.....14

6 Tape and Reel Information15

Revision history.....17

Preliminary

Power MOSFET Surface Mount (D-Pak)
Absolute Maximum Ratings
1 Absolute Maximum Ratings
Table 2 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
$I_D @ V_{GS} = 10V, T_C = 25^\circ C$	Continuous Drain Current	120 ¹	A
$I_D @ V_{GS} = 10V, T_C = 100^\circ C$	Continuous Drain Current	84 ¹	A
$I_D @ V_{GS} = 10V, T_C = 25^\circ C$	Continuous Drain Current	56*	A
$I_{DM} @ T_C = 25^\circ C$	Pulsed Drain Current ²	520	A
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	98	W
	Linear Derating Factor	0.66	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ^{3, 6}	125	mJ
E_{AS}	Single Pulse Avalanche Energy ⁴	251	mJ
I_{AR}	Avalanche Current ²	See Fig 16, 17, 23, 24	A
E_{AR}	Repetitive Avalanche Energy ²		mJ
dv/dt	Peak Diode Reverse Recovery ⁵	4.8	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +175	°C
	Lead Temperature	300 (1.6 mm from case for 10s)	

* Current is limited by package

¹ Calculated continuous current based on maximum allowable junction temperature. Current is limited to 56A by source bond technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)

² Repetitive rating: Pulse width limited by maximum junction temperature.

³ Limited by T_{jmax} , starting $T_J = 25^\circ C$, $L = 0.08mH$, $R_G = 50\Omega$, $I_{AS} = 56A$, $V_{GS} = 10V$

⁴ Limited by T_{jmax} , starting $T_J = 25^\circ C$, $L = 1mH$, $R_G = 50\Omega$, $I_{AS} = 22A$, $V_{GS} = 10V$

⁵ $I_{SD} \leq 56A$, $di/dt \leq 1306A/\mu s$, $V_{DD} \leq 40V$, $T_J \leq 175^\circ C$

⁶ 100% tested in final test production.

Power MOSFET Surface Mount (D-Pak)

Device Characteristics

2 Device Characteristics

2.1 Electrical Characteristics

Table 3 Static and Dynamic Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage ⁴	40	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	26	—	mV/°C	Reference to 25°C , $I_D = 1.0\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance ⁴	—	3.0	3.9	m Ω	$V_{GS} = 10V, I_D = 56A$ ¹
		—	4.4	—		$V_{GS} = 6.0V, I_D = 28A$ ¹
$V_{GS(th)}$	Gate Threshold Voltage ⁴	2.2	3.0	3.9	V	$V_{DS} = V_{GS}, I_D = 100\mu A$
G_{fs}	Forward Transconductance	170	—	—	S	$V_{DS} = 10V, I_{D2} = 56A$
I_{DSS}	Zero Gate Voltage Drain Current	—	—	1.0	μA	$V_{DS} = 40V, V_{GS} = 0V$ ⁴
		—	—	150		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward ⁴	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Leakage Reverse ⁴	—	—	-100		$V_{GS} = -20V$
Q_G	Total Gate Charge	—	65	130	nC	$I_D = 56A$
Q_{GS}	Gate-to-Source Charge	—	18	—		$V_{DS} = 20V$
Q_{GD}	Gate-to-Drain ('Miller') Charge	—	22	—		$V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time	—	9.8	—	ns	$I_{D1} = 30A$ **
t_r	Rise Time	—	13	—		$V_{DD} = 20V$
$t_{d(off)}$	Turn-Off Delay Time	—	32	—		$R_G = 2.7\Omega$
t_f	Fall Time	—	20	—		$V_{GS} = 10V$
C_{iss}	Input Capacitance	—	3150	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	480	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	330	—		$f = 1.0\text{MHz}$
$C_{oss, eff. (ER)}$	Effective Output Capacitance (Energy Related)	—	570	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V$ ²
$C_{oss, eff. (TR)}$	Effective Output Capacitance (Time Related)	—	680	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V$ ³
R_G	Gate Resistance	—	1.5	—	Ω	$f = 1.0\text{MHz}$, open drain

** Switching speed maximum limits are based on manufacturing test equipment and capability.

¹ Pulse width $\leq 300\mu s$; Duty Cycle $\leq 2\%$

² Coss eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

³ Coss eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

⁴ 100% tested in final test production.

Power MOSFET Surface Mount (D-Pak)

Device Characteristics

2.2 Source-Drain Diode Ratings and Characteristics

Table 4 Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	120	A	
I_{SM}	Pulsed Source Current (Body Diode) ¹	—	—	480	A	
V_{SD}	Diode Forward Voltage ⁵	—	0.9	1.3	V	$T_J = 25^\circ\text{C}$, $I_S = 56\text{A}$, $V_{GS} = 0\text{V}$ ²
t_{rr}	Reverse Recovery Time	—	20	—	ns	$T_J = 25^\circ\text{C}$, $I_F = 56\text{A}$, $V_{DD} \leq 34\text{V}$ $di/dt = 100\text{A}/\mu\text{s}$
Q_{rr}	Reverse Recovery Charge	—	13	—	nC	
I_{rrM}	Reverse Recovery Current	—	1.8	—	A	
t_{rr}	Reverse Recovery Time	—	21	—	ns	$T_J = 125^\circ\text{C}$, $I_F = 56\text{A}$, $V_{DD} \leq 34\text{V}$ $di/dt = 100\text{A}/\mu\text{s}$
Q_{rr}	Reverse Recovery Charge	—	13	—	nC	
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD) *				

2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Unit
$R_{\theta JC}$	Junction-to-Case ³	—	—	1.52	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mount) ⁴	—	—	50	
$R_{\theta JA}$	Junction-to-Ambient ³	—	—	110	

¹ Repetitive rating; Pulse width limited by maximum junction temperature.

² Pulse width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2\%$

³ R_{θ} is measured at T_J approximately 90°C

⁴ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

⁵ 100% tested in final test production.

* L_D and L_S are Internal Drain Inductance and Internal Source Inductance.

Power MOSFET Surface Mount (D-Pak)

Electrical Characteristics Curves

3 Electrical Characteristics Curves




Figure 1 Typical Output Characteristics

Figure 2 Typical Output Characteristics




Figure 3 Typical Transfer Characteristics

Figure 4 Normalized On-Resistance Vs. Temperature

Power MOSFET Surface Mount (D-Pak)

Electrical Characteristics Curves




Figure 5 Typical On-Resistance Vs. Gate Voltage Figure 6 Typical On-Resistance Vs. Drain Current




Figure 7 Typical Drain-to-Source Breakdown Voltage Vs. Temperature Figure 8 Typical Threshold Voltage Vs. Temperature

Power MOSFET Surface Mount (D-Pak)

Electrical Characteristics Curves




Figure 9 Typical Capacitance Vs. Drain-to-Source Voltage




Figure 10 Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 11 Typical Source-Drain Current Vs. Diode Forward Voltage




Figure 12 Maximum Drain Current Vs. Case Temperature

Power MOSFET Surface Mount (D-Pak)

Electrical Characteristics Curves




Figure 13 Maximum Safe Operating Area

Figure 14 Typical C_{OSS} Stored Energy




Figure 15 Maximum Effective Transient Thermal Impedance, Junction-to-Case

Power MOSFET Surface Mount (D-Pak)

Electrical Characteristics Curves




Figure 16 Maximum Avalanche Energy vs. Temperature




Figure 17 Typical Avalanche Current vs. Pulsewidth

Power MOSFET Surface Mount (D-Pak)

Electrical Characteristics Curves




Figure 18 Typical Recovery Current Vs. di_f/dt




Figure 19 Typical Recovery Current Vs. di_f/dt




Figure 20 Typical Stored Charge Vs. di_f/dt




Figure 21 Typical Stored Charge Vs. di_f/dt

Power MOSFET Surface Mount (D-Pak)

Test Circuits

4 Test Circuits




Figure 22 Peak Diode Recovery dv/dt Test Circuit for N-Channel




Figure 23 Unclamped Inductive Test Circuit

Figure 24 Unclamped Inductive Waveform




Figure 25 Switching Time Test Circuit

Figure 26 Switching Time Waveforms

Power MOSFET Surface Mount (D-Pak)

Test Circuits




Figure 27 Gate Charge Test Circuit




Figure 28 Gate Charge Waveform




Preliminary

Power MOSFET Surface Mount (D-Pak)

Package Outline

5 Package Outline

Note: For the most updated package outline, please see the website: [D-Pak \(TO-252AA\)](#)



NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]
- △ LEAD DIMENSION UNCONTROLLED IN L5.
- △ DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- △ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- △ DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- △ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	.086	.094	
A1	-	0.13	-	.005	
b	0.64	0.89	.025	.035	
b1	0.64	0.79	.025	.031	
b2	0.76	1.14	.030	.045	
b3	4.95	5.46	.195	.215	
c	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	
c2	0.46	0.89	.018	.035	
D	5.97	6.25	.235	.245	6
D1	5.21	-	.205	-	4
E	6.35	6.73	.250	.265	6
E1	4.92	-	.170	-	4
e	2.29 BSC	-	.090 BSC	-	
H	9.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1	2.74 BSC	-	.108 REF.	-	
L2	0.51 BSC	-	.020 BSC	-	
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1.14	1.52	.045	.060	3
ø	0"	10"	0"	10"	
ø1	0"	15"	0"	15"	
ø2	25"	35"	25"	35"	

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBT & CoPAK


- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR

Preliminary

Power MOSFET Surface Mount (D-Pak)


Tape and Reel Information

6 Tape and Reel Information



Power MOSFET Surface Mount (D-Pak)

Tape and Reel Information



Power MOSFET Surface Mount (D-Pak)

Revision history

Revision history

Document version	Date of release	Description of changes
	12/16/2025	Preliminary datasheet with PPD number (PPD-98034)
Rev. A	01/27/2026	Added Tape and Reel -page 15 -16

Preliminary

Preliminary

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-01-27

Published by

**International Rectifier HiRel Products,
Inc.**

**An Infineon Technologies company
El Segundo, California 90245 USA**

**© 2026 Infineon Technologies AG.
All Rights Reserved.**

**Do you have a question about this
document?**

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.