


**RADIATION HARDENED
LOGIC LEVEL POWER MOSFET
THRU-HOLE TO-205AF (TO-39)**
100V, N-CHANNEL
R7 TECHNOLOGY
Product Summary

Part Number	Radiation Level	RDS(on)	I _D
IRHLF77110	100 kRads(Si)	0.32Ω	6.0A
IRHLF73110	300 kRads(Si)	0.32Ω	6.0A

Description

IR HiRel R7 Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.


Features

- 5V CMOS and TTL Compatible
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Light Weight
- ESD Rating: Class 1A per MIL-STD-750, Method 1020

Absolute Maximum Ratings
Pre-Irradiation

Symbol	Parameter	Value	Units
I _{D1} @ V _{GS} = 4.5V, T _C = 25°C	Continuous Drain Current	6.0	A
I _{D2} @ V _{GS} = 4.5V, T _C = 100°C	Continuous Drain Current	3.7	
I _{DM} @ T _C = 25°C	Pulsed Drain Current ①	24	
P _D @ T _C = 25°C	Maximum Power Dissipation	21	W
	Linear Derating Factor	0.17	W/°C
V _{GS}	Gate-to-Source Voltage	± 10	V
E _{AS}	Single Pulse Avalanche Energy ②	37	mJ
I _{AR}	Avalanche Current ①	6.0	A
E _{AR}	Repetitive Avalanche Energy ①	2.1	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.9	V/ns
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Lead Temperature	300 (0.063 in. /1.6 mm from case for 10s)	
	Weight	0.98 (Typical)	

For Footnotes, refer to the page 2.

Electrical Characteristics @ T_J = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.10	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	0.32	Ω	V _{GS} = 4.5V, I _{D2} = 3.7A ④
V _{GS(th)}	Gate Threshold Voltage	1.0	—	2.0	V	V _{DS} = V _{GS} , I _D = 250μA
ΔV _{GS(th)} /ΔT _J	Gate Threshold Voltage Coefficient	—	-5.7	—	mV/°C	
G _{fs}	Forward Transconductance	3.0	—	—	S	V _{DS} = 15V, I _{D2} = 3.7A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	1.0	μA	V _{DS} = 80V, V _{GS} = 0V
		—	—	10		V _{DS} = 80V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 10V
	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -10V
Q _G	Total Gate Charge	—	—	13.5	nC	I _{D1} = 6.0A
Q _{GS}	Gate-to-Source Charge	—	—	3.6		V _{DS} = 50V
Q _{GD}	Gate-to-Drain ('Miller') Charge	—	—	8.0		V _{GS} = 4.5V
t _{d(on)}	Turn-On Delay Time	—	—	18	ns	V _{DD} = 50V
t _r	Rise Time	—	—	90		I _{D1} = 6.0A
t _{d(off)}	Turn-Off Delay Time	—	—	45		R _G = 7.5Ω
t _f	Fall Time	—	—	32		V _{GS} = 5.0V
L _S + L _D	Total Inductance	—	7.0	—	nH	Measured from Drain lead (6mm /0.25 in from package) to Source lead (6mm/0.25 in from package) with Source wire internally bonded from Source pin to Drain pin
C _{iss}	Input Capacitance	—	577	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	117	—		V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	—	1.6	—		f = 1.0MHz
R _G	Gate Resistance	—	6.6	—		f = 1.0MHz, open drain

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	6.0	A	
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	24		
V _{SD}	Diode Forward Voltage	—	—	1.2	V	T _J = 25°C, I _S = 6.0A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	260	ns	T _J = 25°C, I _F = 6.0A, V _{DD} ≤ 25V
Q _{rr}	Reverse Recovery Charge	—	—	904	nC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	—	6.0	°C/W

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V_{DD} = 25V, starting T_J = 25°C, L = 2.05mH, Peak I_L = 6.0A, V_{GS} = 10V
- ③ I_{SD} ≤ 6.0A, di/dt ≤ 190A/μs, V_{DD} ≤ 100V, T_J ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%
- ⑤ Total Dose Irradiation with V_{GS} Bias. 10 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.
- ⑥ Total Dose Irradiation with V_{DS} Bias. 80 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Radiation Characteristics

IR HiRel Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

Symbol	Parameter	Up to 300 kRads (Si) ¹		Units	Test Conditions
		Min.	Max.		
BV _{DSS}	Drain-to-Source Breakdown Voltage	100	—	V	V _{GS} = 0V, I _D = 250μA
V _{GS(th)}	Gate Threshold Voltage	1.0	2.0	V	V _{DS} = V _{GS} , I _D = 250μA
I _{GSS}	Gate-to-Source Leakage Forward	—	100	nA	V _{GS} = 10V
I _{GSS}	Gate-to-Source Leakage Reverse	—	-100	nA	V _{GS} = -10V
I _{DSS}	Zero Gate Voltage Drain Current	—	1.0	μA	V _{DS} = 80V, V _{GS} = 0V
R _{DS(on)}	Static Drain-to-Source ^④ On-State Resistance (TO-3)	—	0.32	Ω	V _{GS} = 4.5V, I _{D2} = 3.7A
R _{DS(on)}	Static Drain-to-Source ^④ On-State Resistance (TO-39)	—	0.32	Ω	V _{GS} = 4.5V, I _{D2} = 3.7A
V _{SD}	Diode Forward Voltage	—	1.2	V	V _{GS} = 0V, I _S = 6.0A

1. Part numbers IRH77110 and IRH73110

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	VDS (V)					
			@ VGS = 0V	@ VGS = -2V	@ VGS = -4V	@ VGS = -5V	@ VGS = -6V	@ VGS = -7V
38 ± 5%	300 ± 7.5%	38 ± 7.5%	100	100	100	100	100	100
62 ± 5%	355 ± 7.5%	33 ± 7.5%	100	100	100	100	100	—
85 ± 5%	380 ± 10%	29 ± 7.5%	100	100	100	100	—	—




Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical On-Resistance Vs Gate Voltage




Fig 6. Typical On-Resistance Vs Drain Current




Fig 7. Typical Drain-to-Source Breakdown Voltage Vs Temperature




Fig 8. Typical Threshold Voltage Vs Temperature




Fig 9. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 10. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 11. Typical Source-Drain Diode Forward Voltage




Fig 12. Maximum Drain Current Vs. Case Temperature




Fig 13. Maximum Safe Operating Area




Fig 14. Maximum Avalanche Energy Vs. Drain Current




Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 16a. Unclamped Inductive Test Circuit




Fig 16b. Unclamped Inductive Wave-




Fig 17a. Gate Charge Waveform




Fig 17b. Gate Charge Test Circuit




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms


Case Outline and Dimensions - TO-205AF (TO-39)



SIDE VIEW

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME 14.5M-1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. CONTROLLING DIMENSION: INCH.
4. CONFORMS TO JEDEC OUTLINE TO-205AF (TO-39).



BOTTOM VIEW

LEGEND

- 1- SOURCE
- 2- GATE
- 3- DRAIN (CONNECTED TO THE CASE)

IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (www.infineon.com/hirel).

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.