


76-81 GHz Radar Transceiver with Antenna Feed in Package

Features

- Eight transmit channels and eight receive channels in form of waveguide ports
- Radio Frequency (RF) range from 76 GHz to 81 GHz, with fast chirp modulation up to 200 MHz/ μ s and maximum chirp bandwidth of 4 GHz
- RF performance: TX output power of 13.5 dBm, TX phase noise of -100 dBc/Hz at 1 MHz, and RX noise figure (10 MHz) of 10 dB
- Scalability by cascading of several transceivers
- Highly flexible sequencer with built-in memory for execution of user defined ramp scenarios
- Digital Phase Locked Loop (DPLL) enables complex ramp scenario and fast modulation adaptation
- Industry leading RX input linearity (P_{1dB} min. -2.5 dBm)
- Widely configurable Intermediate Frequency (IF) signal
- Optimized for low power consumption
- Configurable Camera Serial Interface 2 (MIPI CSI-2) Interface
- Control and configure via Serial Peripheral Interface (SPI) (up to 50 Mbps)
- Built-in calibration and monitoring functionalities for safety applications
- ISO 26262 Safety Element out of Context for safety requirements up to ASIL B
- RoHS-compliant Flip Chip Ball Grid Array (FCBGA) package with 0.5 mm ball pitch



Potential applications

- Automatic Emergency Braking (AEB)
- Highway Assist/Pilot including Adaptive Cruise Control (ACC)
- Lane-Change Assistant (LCA)
- Traffic Jam Assist/Pilot (TJA)

Product validation

Product validation according to AEC-Q100 Grade 1, qualified for automotive applications.

Description

Infineon's RASIC™ CTR8188F is a 77GHz radar transceiver for automotive ADAS applications featuring eight transmit and eight receive channels. This radar MMIC achieves high output power at low power consumption and industry leading noise figure ensuring market leading SNR. High channel count allows for optimum coverage in both the azimuth plane and elevation enabling more complex scenarios for ADAS radars. The flexible configurable CSI-2 interface provides full compatibility to available processing solutions while also enabling connection of the device via a single CSI-2 interface.

The device has been designed using the latest automotive qualified RF technology and is housed inside an automotive qualified FCBGA package.

Product type	Package	Marking
CTR8188F	PG-TF2BGA-457-1	CTR8188F

Note: • The full datasheet for this product is available under NDA.



Table of contents

	Table of contents	2
1	Device configurations	3
2	Block diagram	4
3	Product characteristics	5
4	Package outline	8
	Disclaimer	9

STAND-ALONE configuration:

In this configuration, the device does not use the CLKIN/CLKOUT or LOIN/LOOUT ports. Instead, the reference oscillator interface (XIN/XOUT) is employed: a crystal is connected across XIN and XOUT, or an external active clock source is applied to XIN. The internal clock and LO are derived from the selected reference.

PRIMARY configuration:

In this configuration, the device acts as the system reference source. The reference oscillator interface (XIN/XOUT) is used: a crystal is connected across XIN and XOUT, or an external active clock source is applied to XIN. From this reference, the device derives and outputs the LO at LOOUT and a clock at CLKOUT, along with a trigger to initiate a frequency ramp scenario. In PRIMARY configuration, CLKOUT and LOOUT must be fed back to the CLKIN and LOIN pins, respectively (self-feeding). Internal clock and the LO path are derived from CLKIN and LOIN.

SECONDARY configuration:

In this configuration, the device is synchronized to a PRIMARY MMIC. It accepts the reference clock and ramp trigger at CLKIN and receives the LO at one of the two LOIN inputs. The XIN/XOUT, CLKOUT, and LOOUT ports are not used in this mode. Internal clock is derived from CLKIN, and the LO path is driven by the selected LOIN input.




Figure 1 **Application example for 4 cascaded MMIC**

2 Block diagram




Figure 2 Block diagram

3 Product characteristics

Table 1 Average power consumption of typical application use cases

Parameter	Description	Typ. Value	Unit	Condition
Average power consumption	Radar cycle 40 ms each (averaged over 2 cycles): 20 ms acquisition, 1.5 ms monitoring, 14 ms low power state, 4.5 ms calibration. TX/RX monitoring spread across 2 cycles, TX/RX calibration done every 10th cycle.	2.2	W	3 TX (at max. power), 8 RX
		2.4	W	4 TX (at max. power), 8 RX
		2.6	W	5 TX (at max. power), 8 RX
		2.8	W	6 TX (at max. power), 8 RX
		3.0	W	7 TX (at max. power), 8 RX
		3.2	W	8 TX (at max. power), 8 RX




Figure 3 Example use case for average power consumption

Table 2 Electrical characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Operating temperature	T_J	-40	–	135	°C	On-chip temperature sensor read values. Ambient temperature not below -40°C according to AEC-Q100 grade 1.
RF operating frequency	f_{RF}	76	–	81	GHz	–
Channel to channel isolation	ISO	–	40	–	dB	Applicable for an Infineon reference footprint.
IF bandwidth	f_{IF}	0.001	–	22.5	MHz	–
Output sample rate	R_{OSR}	–	–	50	MS/s	Effective output sample rate after decimation

(table continues...)

3 Product characteristics

Table 2 (continued) **Electrical characteristics**

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
CSI-2 data rate	$R_{\text{CSI-2}}$	800	–	1200	Mbps	–
Transmitter						
RF output power at maximum setting	P_{out}	–	13.5	–	dBm	Maximal output power setting of a single TX channel.
TX phase noise @ 1 MHz, RF range 1	$N_{\varphi_{1\text{M_RF1}}}$	–	-100	–	dBc/Hz	Valid for $76 \leq f_{\text{RF}} \leq 77$ GHz. Continuous wave (CW) mode. $f_{\text{offset}} = 1$ MHz.
TX phase noise @ 1 MHz, RF range 2	$N_{\varphi_{1\text{M_RF2}}}$	–	-98	–	dBc/Hz	Valid for $77 \text{ GHz} < f_{\text{RF}} \leq 81$ GHz. Continuous wave (CW) mode. $f_{\text{offset}} = 1$ MHz.
TX phase noise @ 10 MHz, RF range 1	$N_{\varphi_{10\text{M_RF1}}}$	–	-121	–	dBc/Hz	Valid for $76 \leq f_{\text{RF}} \leq 77$ GHz. Continuous wave (CW) mode. $f_{\text{offset}} = 10$ MHz.
TX phase noise @ 10 MHz, RF range 2	$N_{\varphi_{10\text{M_RF2}}}$	–	-120	–	dBc/Hz	Valid for $77 \text{ GHz} < f_{\text{RF}} \leq 81$ GHz. Continuous wave (CW) mode. $f_{\text{offset}} = 10$ MHz.
Receiver						
Total RX SSB noise figure @ 10 MHz (TX OFF) for ultra low noise operation mode, RF range 1	$N_{\text{SSB_NB_10M_1_1}}$	–	10	–	dB	Valid for $76 \leq f_{\text{RF}} \leq 77$ GHz. No blocker. All TX turned off. RX gain step G_{step} : +3 dB. $f_{\text{cutoff_AHP}}$: 300 kHz.
Total RX SSB noise figure @ 10 MHz (TX OFF) for ultra low noise operation mode, RF range 2	$N_{\text{SSB_NB_10M_1_2}}$	–	10.8	–	dB	Valid for $77 < f_{\text{RF}} \leq 81$ GHz. No blocker. All TX turned off. RX gain step G_{step} : +3 dB. $f_{\text{cutoff_AHP}}$: 300 kHz.
RX input P1dB, stop band	$P_{1\text{dB_SB}}$	-2.5	–	–	dBm	RX gain step G_{step} : -18 dB. $f_{\text{cutoff_AHP}}$: 300 kHz. IF tone frequency: 300 kHz $\times$ 0.05.

(table continues...)

3 Product characteristics

Table 2 (continued) **Electrical characteristics**

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Nominal RX conversion gain for ultra low noise operation mode	$G_{\text{nom_ULN}}$	–	44.5	–	dB FS/mW	Unit is given in dB (FS/mW) (FS .. ADC Full Scale). Valid from the RX RF reference plane to CSI-2 output. RX gain step G_{step} : +3 dB. $f_{\text{cutoff_AHP}}$: 300 kHz. IF tone frequency: 2.0 MHz. Valid for source impedance mismatch better -15 dB.
Nominal RX conversion gain for low noise operation mode	$G_{\text{nom_LN}}$	–	41.5	–	dB FS/mW	Unit is given in dB (FS/mW) (FS .. ADC Full Scale). Valid from the RX RF reference plane to CSI-2 output. RX gain step G_{step} : 0 dB. $f_{\text{cutoff_AHP}}$: 300 kHz. IF tone frequency: 2.0 MHz. Valid for source impedance mismatch better -15 dB.

PLL

TX settling time	$t_{\text{TX_set}}$	–	–	1.5	μs	Time from begin of chirp ($t_{\text{ref}} = 0$) until ramp linearity requirement (deviation from ideal ramp) is met.
Flyback time to reach start frequency of following chirp	t_{flyback}	–	–	1	μs	Time until frequency meets start frequency within ±500 kHz starting from chirp end frequency with 4 GHz frequency step.
Measurement ramp slope	$ S_{\text{ramp}} $	3	–	200	MHz/μs	Valid for up- and down-ramp. Parameter ideal ramp deviation error need to be fulfilled.

4 Package outline




Figure 4 Drawing of FCBGA package; dimensions in mm

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-06-18

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2026 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

xxx

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.