

XENSIV™ Digital temperature sensor

Key benefits & features

The benefits and features of XENSIV™ AS6223 are listed below:

Table 1 **Added value of using AS6223**

Benefits	Features
High measurement accuracy	$\pm 0.09^{\circ}\text{C}$ (20°C to 42°C)
Low power consumption	6 μA @Operation (typical, @ 4Hz) 0.25 μA @Sleep (typical)
Supply voltage range	1.14 V - 1.98 V (0°C to 60°C)
Small PCB footprint	0.82 mm x 0.82 mm (WLCSP)

Applications

- Smartphones and Tablets (mobile devices)
- Wearables
- Cameras
- Electronic devices and PCB/component temperature control
- Cold chain monitoring
- Industrial automation
- Diabetes care products

General description

The AS6223 IC is a high accuracy digital temperature sensor system that communicates via a 2-wire digital bus with other devices. It consists of a Si bandgap temperature sensor, an ADC and a digital signal processor.

This sensor is especially designed to be used in applications where a small form factor with good performance is required, for example in mobile devices measuring the PCB and electronics temperature.

The very small form factor and ultra-low power consumption (low operation and quiescent current) makes the AS6223 ideally suited for mobile/battery powered applications.

The AS6223 is an easy to integrate and use solution, featuring a factory-calibrated sensor, integrated linearization and the possibility to use 4 different I²C addresses, enabling to use up to four AS6223 devices on one bus.

The AS6223 production test setup is calibrated according to NIST and the verification equipment is calibrated by an ISO/IEC-17025 accredited laboratory.

The AS6223 fulfills NIST traceability.

Table of contents

	Key benefits & features	1
	Applications	1
	General description	1
	Table of contents	2
1	Block diagram	4
2	Ordering information	5
3	Pin assignment	6
3.1	Pin diagram	6
3.2	Pin description	6
4	Absolute maximum ratings	7
5	Operating conditions	8
5.1	Analog system parameters	8
5.2	Digital system parameters	10
6	Register description	11
6.1	Register overview	11
6.1.1	Index register	11
6.2	Detailed register description	12
6.2.1	TVAL register (Address 0x00)	12
6.2.2	TVAL – high register (Address 0x01)	13
6.2.3	Configuration register (Address 0x02)	13
6.2.4	Conversion rate bits	14
6.2.5	Sampling rate	14
6.2.6	Sleep mode	15
6.2.7	Soft reset	15
6.2.8	Averaging	15
6.2.9	Single shot conversion	16
6.2.10	Temperature register and value calculation	16
6.2.11	Chip ID register (Address 0x03 – 0x05)	17
6.3	Serial interface	18
6.3.1	Bus description	18
6.3.2	Data interface	18
6.3.3	Bus address	18
6.3.4	Read/write operation	19
6.3.5	Slave operation	19
6.3.6	Slave receiver mode	20
6.3.7	Slave transmitter	20
6.3.8	General call	20

6.3.9	Start byte	20
6.3.10	Timeout function	20
6.3.11	Bus conditions	20
6.3.12	Timing characteristics	21
6.3.13	Timing diagrams	22
7	Application information	24
7.1	External components	24
8	Package drawings & markings	25
	Revision history	26
	Disclaimer	27

1 Block diagram

The functional blocks of this device are shown below:




Figure 1 Functional blocks of AS6223

In [Figure 1](#), the functional blocks are depicted. The sensing element for sensing the temperature is a Si bipolar transistor. The analog signal of the sensing element is converted into a digital signal by the A/D converter and the signal is further processed by a digital signal processor and written into the registers. The registers can be accessed via the serial bus interface (I²C bus).

2 Ordering information

Product type (Infineon)	Product type (ams)	Ordering code	Package	Delivery form	Delivery quantity
AS6223A-AWLT-WLP	AS6223A-AWLT	SP006310547	WLCSP	Tape & reel	12,000 pcs/reel
AS6223A-AWLM-WLP	AS6223A-AWLM	SP006310549	WLCSP	Tape & reel	500 pcs/reel
AS6223B-AWLT-WLP	AS6223B-AWLT	SP006322331	WLCSP	Tape & reel	12,000 pcs/reel
AS6223B-AWLM-WLP	AS6223B-AWLM	SP006310551	WLCSP	Tape & reel	500 pcs/reel
AS6223C-AWLT-WLP	AS6223C-AWLT	SP006322333	WLCSP	Tape & reel	12,000 pcs/reel
AS6223C-AWLM-WLP	AS6223C-AWLM	SP006310553	WLCSP	Tape & reel	500 pcs/reel
AS6223D-AWLT-WLP	AS6223D-AWLT	SP006322335	WLCSP	Tape & reel	12,000 pcs/reel
AS6223D-AWLM-WLP	AS6223D-AWLM	SP006310555	WLCSP	Tape & reel	500 pcs/reel
AS6223E-AWLT-WLP	AS6223E-AWLT	SP006322337	WLCSP	Tape & reel	12,000 pcs/reel
AS6223E-AWLM-WLP	AS6223E-AWLM	SP006322339	WLCSP	Tape & reel	500 pcs/reel
AS6223F-AWLT-WLP	AS6223F-AWLT	SP006322341	WLCSP	Tape & reel	12,000 pcs/reel
AS6223F-AWLM-WLP	AS6223F-AWLM	SP006322343	WLCSP	Tape & reel	500 pcs/reel
AS6223G-AWLT-WLP	AS6223G-AWLT	SP006322345	WLCSP	Tape & reel	12,000 pcs/reel
AS6223G-AWLM-WLP	AS6223G-AWLM	SP006322347	WLCSP	Tape & reel	500 pcs/reel
AS6223H-AWLT-WLP	AS6223H-AWLT	SP006322349	WLCSP	Tape & reel	12,000 pcs/reel
AS6223H-AWLM-WLP	AS6223H-AWLM	SP006322351	WLCSP	Tape & reel	500 pcs/reel
AS6223I-AWLT-WLP	AS6223I-AWLT	SP006310557	WLCSP	Tape & reel	12,000 pcs/reel
AS6223I-AWLM-WLP	AS6223I-AWLM	SP006310559	WLCSP	Tape & reel	500 pcs/reel
AS6223J-AWLT-WLP	AS6223J-AWLT	SP006310561	WLCSP	Tape & reel	12,000 pcs/reel
AS6223J-AWLM-WLP	AS6223J-AWLM	SP006310563	WLCSP	Tape & reel	500 pcs/reel
AS6223K-AWLT-WLP	AS6223K-AWLT	SP006322353	WLCSP	Tape & reel	12,000 pcs/reel
AS6223K-AWLM-WLP	AS6223K-AWLM	SP006310565	WLCSP	Tape & reel	500 pcs/reel
AS6223L-AWLT-WLP	AS6223L-AWLT	SP006322355	WLCSP	Tape & reel	12,000 pcs/reel
AS6223L-AWLM-WLP	AS6223L-AWLM	SP006310567	WLCSP	Tape & reel	500 pcs/reel

3 Pin assignment

3.1 Pin diagram

In [Figure 2](#), the pin assignment of the WLCSP package is shown. The viewing side is from the top. The A1 pin is also marked with a point on the top side.




Figure 2 Pin diagram of AS6223 (WLCSP)

3.2 Pin description

In [Table 2](#), the pins of AS6223 are described. External pull up resistors (to VDD) are necessary for the pins 'SDA' and 'SCL'.

Table 2 Pin description of AS6223 (WLCSP)

Pin number	Pin name	Pin type ¹⁾	Description
A1	VDD	S	Positive supply voltage
A2	VSS	S	Ground pin
B1	SDA	DIO_SOD	Serial interface data
B2	SCL	DI_S	Serial interface clock

1) Explanation of abbreviations:

- S = Supply
- DI_S = Digital Schmitt Trigger Input
- DIO_SOD = Digital Schmitt Trigger Input/Open Drain Output

4 Absolute maximum ratings

Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under 'Operating Conditions' is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3 Absolute maximum ratings of AS6223

Symbol	Parameter	Min.	Max.	Unit	Comments
Electrical parameter					
V _{DD} / V _{SS}	Supply voltage to VSS	-0.3	2.1	V	Reference to VSS
VDIO	IO pin voltage	-0.3	2.1	V	Reference to VSS
I _{SCR}	Input current (latch up immunity)	-100	100	mA	According to JESD78D
Electrostatic discharge					
ESD _{HBM}	Electrostatic discharge HBM	±2000		V	MIL_STD_833J-3015.9
Temperature ranges and storage conditions					
T _A	Operating ambient temperature	-40	125	°C	
T _J	Operating junction temperature	-40	125	°C	
T _{STRG}	Storage temperature range	-55	125	°C	
T _{BODY}	Package body temperature		260	°C	IPC/JEDEC J-STD-020 ¹⁾
R _{HNC}	Relative humidity (non-condensing)	5	85	%	
MSL	Moisture sensitivity level	1			Unlimited floor life time

1) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices." The lead finish for Pb-free leaded packages is "Matte Tin" (100% Sn)

5 Operating conditions

The AS6223 is a complete sensor system that has an integrated sensing element, the analog frontend, the A/D converter and the digital signal processing part.

The digital signal processing part consists of the signal processor, the registers and the serial bus interface.

5.1 Analog system parameters

[Table 4](#) provides an overview of the analog system parameters.

The current consumption for less than 4 conversions per second is lower than the values given in [Table 4](#).

Table 4 Analog system parameters of AS6223

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply voltage	VDD	1.14	1.2	1.98	V	T = 0°C to 60°C
		1.62	1.8	1.98	V	T = -40°C to 125°C
Temperature range	T	-40		125	°C	
Standby current consumption	IDD _{standby}		0.25	1.0	µA	T = 0°C to 45°C
				1.5		T = 45°C to 60°C
Current consumption (4 conversions/s)	IDD		6	8	µA	T = 0°C to 45°C Serial bus inactive
				9.5		T = 45°C to 60°C Serial bus inactive
Resolution	N		16		Bits	
Conversion time	TS	11	16	21	ms	OSR[2:0] = 010
		22	32	42		OSR[2:0] = 011
		44	64	84		OSR[2:0] = 100
Conversion rate	NS		0.25	0.35	Conv/s	CR[1:0] = 00
			1	1.35		CR[1:0] = 01
			4	5.5		CR[1:0] = 10
			8	10.7		CR[1:0] = 11
Supply voltage rise time	TRise_VDD			20	ms	From 0.1 V to 0.8 * VDD
Supply voltage slew rate	SR_VDD	200			mV/ms	From 0.1 V to 0.8 * VDD

[Table 5](#) lists the different accuracy values of AS6223 are shown. These values are representative for a 3σ distribution. All accuracy values are valid for the complete supply voltage range given in [Table 4](#).

Table 5 Temperature accuracy values of AS6223

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Temperature error	T_ERR	-0.3	0.03	0.3	°C	T = -40°C to -20°C
		-0.2		0.2		T = -20°C to 0°C
		-0.15		0.15		T = 0°C to 20°C
		-0.09 ¹⁾		0.09 ¹⁾		T = 20°C to 42°C
		-0.15		0.15		T = 42°C to 60°C
		-0.2		0.2		T = 60°C to 85°C
		-0.3		0.3		T = 85°C to 125°C
Temperature noise	T_NOISE		0.06	0.075	°C	OSR[2:0] = 011
			0.044	0.054		OSR[2:0] = 100
Long-term drift	T_DRIFT		0.048		°C	1000hrs at 125°C

1) Considering sampling rate setting [011]




Figure 3 AS6223 measurement accuracy over temperature

5.2 Digital system parameters

Table 6 provides an overview of the digital system parameters.

Table 6 Digital system parameters of AS6223

Parameter	Symbol	Pins	Min.	Max.	Unit	Note
High level input voltage	V_IH	SCL	0.8 * VBUS		V	
Low level input voltage	V_IL	SCL		0.3 * VBUS	V	
Hysteresis voltage	V_HYST	SCL, SDA	200	1200	mV	
Input leakage current	I_LEAK	SCL	-1	1	μA	V_IL = 0.0 V
High level input voltage	V_IH	SDA	0.8 * VBUS		V	
Low level input voltage	V_IL	SDA		0.3 * VBUS	V	
Low level output voltage	V_OL	SDA		VSS+0.4	V	
Tristate leakage current	I_OZ	SDA	-10	10	μA	To VSS

6 Register description

6.1 Register overview

Figure 4 shows the registers that the device contains.

With the use of the index register, it is possible to address the specific register. The index register is an 8-bit register, where only bits 0 and 1 are used as shown in Table 7 and all other bits are set to 0 and read only.




Figure 4 Register map with serial interface

6.1.1 Index register

Table 7 Index register

Bit	Bit name	Default	Access
0	Address bit	0	RW
1	Address bit	0	RW
2	Reserved	0	RO
3	Reserved	0	RO
4	Reserved	0	RO
5	Reserved	0	RO
6	Reserved	0	RO
7	Reserved	0	RO

The first 2-bit addresses in the index register define the access to the registers shown in [Table 8](#). This means that to access the different registers, the index register must be set accordingly. Except for the TVAL & CHIP ID registers (which contain the temperature value data as well as the unique chip identifier), all registers are read/write accessible.

Table 8 Register map

Address	Symbol	Register	Description
0x0	TVAL	Temperature register	Contains the temperature value
0x1	TVAL - H	TEMP_ACCU_MSB + Temp_ready	Temperature register MSB values plus TEMP ready bit
0x2	CONFIG	Configuration register	Configuration settings of the temperature sensor
0x3	CHIP ID 1	Chip ID register	First 16 bits of CHIP ID
0x4	CHIP ID 2	Chip ID register	Second 16 bits of CHIP ID
0x5	CHIP ID 3	Chip ID register	Third 16 bits of CHIP ID

6.2 Detailed register description

6.2.1 TVAL register (Address 0x00)

Addr: 0x00

Table 9 TVAL register (Address 0x00)

Bit	Bit name	Default	Access	Bit description
0	T 00	0	RO	Temperature value Bit [00]
1	T 01	0	RO	Temperature value Bit [01]
2	T 02	0	RO	Temperature value Bit [02]
3	T 03	0	RO	Temperature value Bit [03]
4	T 04	0	RO	Temperature value Bit [04]
5	T 05	0	RO	Temperature value Bit [05]
6	T 06	0	RO	Temperature value Bit [06]
7	T 07	0	RO	Temperature value Bit [07]
8	T 08	0	RO	Temperature value Bit [08]
9	T 09	0	RO	Temperature value Bit [09]
10	T 10	0	RO	Temperature value Bit [10]
11	T 11	0	RO	Temperature value Bit [11]
12	T 12	0	RO	Temperature value Bit [12]
13	T 13	0	RO	Temperature value Bit [13]
14	T 14	0	RO	Temperature value Bit [14]
15	T 15	0	RO	Temperature value Bit [15]

6.2.2 TVAL – high register (Address 0x01)

Addr: 0x01

Table 10 TVAL - high register (Address 0x01)

Bit	Bit name	Default	Access	Bit description
0	T 16	0	RO	Temperature value Bit [16]
1	T 17	0	RO	Temperature value Bit [17]
2	T 18	0	RO	Temperature value Bit [18]
3	TR	0	RO	New temperature ready
4 - 15	Reserved	0	RO	Reserved

Note: The bits T16 - T18 will only be enabled when AVG bit has been set to 1.

6.2.3 Configuration register (Address 0x02)

The configuration register is a 16-bit register which defines the operation modes of the device. Any read/write operation processes the MSB byte first.

Table 11 provides details on configuration register. The bits 6-15 are not to be used and are set to read only. The explanation of the other bits are detailed in the following sections.

Addr: 0x02

Table 11 Configuration register (Address 0x02)

Bit	Bit name	Default	Access	Bit description
0	CR [0]	0	RW	Conversion RATE (CR)
1	CR [1]	1	RW	Conversion RATE (CR)
2	OSR[0]	1	RW	Oversampling ratio (OSR-0)
3	OSR[1]	1	RW	Oversampling ratio (OSR-1)
4	OSR[2]	0	RW	Oversampling ratio (OSR-2)
5	Reserved	0	RW	Reserved - please keep this '0'
6	AVG	0	RW	Averaging enable (8 conv.)
7	SM	0	RW	Sleep mode (SM)
8	SS	0	RW	Single shot
9	SR	0	RW	Soft reset
10	Reserved	0	RO	Reserved
11	Reserved	0	RO	Reserved
12	Reserved	0	RO	Reserved
13	Reserved	0	RO	Reserved
14	Reserved	0	RO	Reserved
15	Reserved	0	RO	Reserved

6.2.4 Conversion rate bits

The conversion rate bits define the number of executed temperature conversions per time unit. Additional readouts of the temperature register between conversions are possible but not recommended because the value is changed only after a conversion is finished.

Values of 125 ms, 250 ms, 1 s and 4 s for a conversion can be configured while the default rate is set to 4 conversions per second.

Table 12 Conversion rate configuration

Conversion rate bits		Conversion rate
Bit 1	Bit 0	Conv/s
0	0	0.25
0	1	1
1	0	4
1	1	8

The device immediately starts a conversion after a power-on sequence and provides the first result after typ. 36 ms. A higher power consumption occurs during the actual conversion while the device stays in the standby mode after a finished conversion until the next conversion is activated. This is shown in [Figure 5](#).




Figure 5 Conversion sequence

6.2.5 Sampling rate

The OSR bits are used to set the conversion speed and noise level. Per default oversampling ratio (OSR) is 0x03 which means conversion rate is at 32ms (typ.). By reducing conversion rate the noise performance will be improved. Writing values greater than 0x04 in the OSR register are invalid.

Table 13 Oversampling ratio bits

Oversampling ratio bits			Conversion rate
OSR[2]	OSR[1]	OSR[0]	
0	1	0	16 ms
0	1	1	32 ms (default)
1	0	0	64 ms
1	0	1	Invalid case

(table continues...)

Table 13 (continued) **Oversampling ratio bits**

Oversampling ratio bits			Conversion rate
OSR[2]	OSR[1]	OSR[0]	
1	1	0	Invalid case
1	1	1	Invalid case

6.2.6 Sleep mode

The sleep mode is activated by setting the bit SM in the configuration register to 1. This shuts the device down immediately and reduces the power consumption to a minimum value.

The serial interface is the only active circuitry in the sleep mode in order to provide access to the digital registers.

Entering the sleep mode will take some time (250µs maximum).

After resetting the SM bit to 0, the device enters the continuous conversion mode.

By default, the sleep mode bit is set to 0, hence the device is in continuous mode.

Table 14 **Sleep mode configuration**

Sleep mode bit	Operation mode
0	Continuous conversion mode
1	Sleep mode

6.2.7 Soft reset

By setting SR Bit to 1 a full chip reset is triggered when STOP condition is sent on I²C bus. By default, this bit is set to 0.

Table 15 **Soft reset configuration**

Soft RESET bit	Operation mode
0	Default function
1	Chip reset triggered after I ² C STOP

6.2.8 Averaging

By setting AVG bit an averaging can be applied to the available temperature information. When AVG bit is set the device performs an accumulation based on 8 conversions. The accumulated values are stored in register 0x01 bit T16 - T18. This is used to improve noise performance. Averaging function is no running average and can be used on continuous conversion and single shot mode.

Table 16 **Consecutive faults bit settings**

Averaging bit	Accumulations
0	No averaging
1	8 samples accumulated

6.2.9 Single shot conversion

The device features a single shot measurement mode if the device is in **sleep mode** (SM = 1). By setting the 'Single Shot-bit' to 1, a single temperature conversion is started, and the SS-bit can be read as 1 during the active conversion operation. Once the conversion is completed, the device enters the **sleep mode** again and the SS-bit is set to 0. The single shot conversion allows very low power consumption since a temperature conversion is executed on demand only. This allows a user defined timing of the temperature conversions to be executed and is used if the consecutive operation mode is not required.

The first conversion triggered in this mode has a longer conversion time.

Sleep mode is detailed together with the recommendation to trigger the first conversion simultaneously with entering the **sleep mode**.

As the device exhibits a very short conversion time, the effective conversion rate can be increased by setting the single shot bit repetitively after a conversion has finished. However, it has to be ensured that the additional power is limited, otherwise self-heating effects have to be considered.

Table 17 Single shot conversion bit settings

Single shot bit	Conversion
0	No conversion ongoing
1	Start single shot conversion

Once single shot conversion is completed, TR bit (temperature ready) is set to 1. Reading CONF register will lead to clear the single shot bit SS to 0.

6.2.10 Temperature register and value calculation

Addr: 0x0

Table 18 Temperature value register

Bit	Bit name
0	T0
1	T1
2	T2
3	T3
4	T4
5	T5
6	T6
7	T7
8	T8
9	T9
10	T10
11	T11
12	T12
13	T13

(table continues...)

Table 18 (continued) **Temperature value register**

Bit	Bit name
14	T14
15	T15

The temperature register contains the digitally converted temperature value and can be read by setting the index pointer to the TVAL register (0x0).

Two consecutive bytes must be read to obtain the complete temperature value. The MSB byte (Bits 15 to 8) is transmitted upon the first read access and the LSB byte (Bits 7 to 0) is transmitted after the second read access.

A temperature value is represented as a two-complement value in order to cover also negative values. After power-up, the temperature value is read as 0°C until the first conversion has been completed. One LSB corresponds to 0.0078125°C (= 1/128°C).

The binary values can be calculated according to the following formulas:

Positive values:

$|Value| / LSB$

Negative values:

$Complement (|Value| / LSB) + 1$

Example 50°C:

$50^{\circ}C / 0.0078125^{\circ}C = 6400 = Binary\ 0001\ 1001\ 0000\ 0000 = Hex\ 1900$

Table 19 **Temperature conversion examples**

Temperature (°C)	Digital output (Binary)	Digital output (Hex)
60.0	0001 1110 0000 0000	1E00
50.0	0001 1001 0000 0000	1900
25.0	0000 1100 1000 0000	0C80
0.125	0000 0000 0001 0000	0010
0.0078125	0000 0000 0000 0001	0001
0.0	0000 0000 0000 0000	0000

6.2.11 Chip ID register (Address 0x03 – 0x05)

The Chip ID register is a 48-bit register (split into 3 x 16-bit registers) which allows full traceability of every individual sensor to fulfill NIST traceability. In these registers read-only access is granted.

Table 20 - Table 22 provide the details of the CHIP ID register. All bits are factory programmed and cannot be overwritten anymore. To calculate back CHIP ID values to relevant information please reach out to Infineon technical support.

Table 20 **CHIP ID register 1**

Addr: 0x03				
Bit	Bit name	Default	Access	Bit description
0:15	Chip ID 0-15	Factory programmed	RO	Chip ID bit 0-15

Table 21 **CHIP ID register 2**

Addr: 0x04

Bit	Bit name	Default	Access	Bit description
0:15	Chip ID 16-31	Factory programmed	RO	Chip ID bit 16-31

Table 22 **CHIP ID register 3**

Addr: 0x05

Bit	Bit name	Default	Access	Bit description
0:15	Chip ID 32-47	Factory programmed	RO	Chip ID bit 32-47

6.3 Serial interface

The device employs a standard I²C-serial bus.

6.3.1 Bus description

A data transfer must be invoked by a master device (e.g. microcontroller) which defines the access to the slave device. The master device defines and generates the serial clock (SCL) and the start/stop conditions.

In order to address a specific device, a START condition has to be generated by the master device by pulling the data line (SDA) from a logic high level to a logic low level while the serial clock signal (SCL) is kept at high level.

After the start condition, the slave address byte is transmitted which is completed with a ninth bit which indicates a read (bit = '1') or a write operation (bit = '0') respectively. All slaves read the data on the rising edge of the clock. An acknowledge signal is generated by the addressed slave during the ninth clock pulse. This acknowledge signal is produced by pulling the pin SDA to a low level by the selected slave.

Subsequently, the byte data transfer is started and finished by an acknowledge bit. A change in the data signal (SDA) while the clock signal (SCL) is high causes a START or STOP condition. Hence, it must be ensured such a condition is prevented during a data transfer phase.

After completing the data transfer, the master generates a STOP condition by pulling the data line (SDA) from low level to high level while the clock signal (SCL) is kept at high level.

6.3.2 Data interface

A bus connection is created by connecting the open drain input/output lines SDA and SCL to the two-wire bus. The inputs of SDA and SCL feature Schmitt-trigger inputs as well as low pass filters in order to suppress noise on the bus line. This improves the robustness against spikes on the two-wire interface.

Both fast transmission mode (1 kHz to 400 kHz).

Any data transfer transmits the MSB first and the LSB as last bit.

6.3.3 Bus address

A slave address consists of seven bits, followed by a data direction bit (read/write operation). The slave address can be selected from 8 different address variants of AS6223. This will be shown in [Table 23](#).

Table 23 **I²C address select variant**

AS6223 variant	Device address (bin)	Device address (hex)	Voltage variant (V)
AS6223A	101 0100	0x54	VDD = VBUS = 1.8V

(table continues...)

Table 23 (continued) I²C address select variant

AS6223 variant	Device address (bin)	Device address (hex)	Voltage variant (V)
AS6223B	101 0101	0x55	VDD = VBUS = 1.8V
AS6223C	101 0110	0x56	VDD = VBUS = 1.8V
AS6223D	101 0111	0x57	VDD = VBUS = 1.8V
AS6223E	101 0100	0x54	VDD = VBUS = 1.2V
AS6223F	101 0101	0x55	VDD = VBUS = 1.2V
AS6223G	101 0110	0x56	VDD = VBUS = 1.2V
AS6223H	101 0111	0x57	VDD = VBUS = 1.2V
AS6223I	101 1000	0x58	VDD = 1.8V; VBUS = 1.2V
AS6223J	101 1001	0x59	VDD = 1.8V; VBUS = 1.2V
AS6223K	101 1010	0x5A	VDD = 1.8V; VBUS = 1.2V
AS6223L	101 1011	0x5B	VDD = 1.8V; VBUS = 1.2V

Note: VDD needs to be equal or greater VBUS

VDD/VBUS = 1.8V variation $\pm 10\%$

VDD/VBUS = 1.2V variation $\pm 5\%$

6.3.4 Read/write operation

In order to access an internal data register, the index register must be written in advance. This register contains the actual register address and selects the appropriate register for an access. A typical transfer consists of the transmission of the slave address with a write operation indication, followed by the transmission of the register address and is finalized with the actual register content data transfer. This implies that every write operation to the temperature sensor device requires a value for the index register prior to the transmission of the actual register data.

The index register defines the register address for both the write and read operation. Consequently, if a read operation is executed, the register address is taken from the index register which was defined from the last write operation.

If a different register needs to be read, the index register has to be written in advance to define the new register address. This is accomplished by transmitting the slave address with a low R/W bit, followed by the new content of the index register. Subsequently, the master provokes a START condition on the bus and transmits the slave address with a high R/W bit in order to initiate a read operation.

Since the index register always keeps its last value, reads can be executed repetitively on the same register.

Similarly to the byte transfer where the MSB is transmitted first, the transfer of a 16-bit word is executed by a two-byte transfer whereas the MSB byte is always transmitted first.

6.3.5 Slave operation

The device employs a slave functionality only (slave transmitter and slave receiver) and cannot be operated as a bus master. Consequently, the device never actively drives the SCL line.

6.3.6 Slave receiver mode

Any transmission is invoked by the master device by transmitting the slave address with a low R/W bit. Subsequently, the slave device acknowledges the reception of the valid address by pulling the ninth bit to a low level. Following to acknowledge, the master transmits the content of the index register. This transfer is again acknowledged by the slave device. The next data byte(s) are written to the actual data register which is selected by the index register while each transfer is acknowledged upon a completed transfer by the slave device. A data transfer can be finished if the master transmits a START or a STOP condition on the bus.

6.3.7 Slave transmitter

The master transmits the slave address with a high R/W bit. In turn, the slave acknowledges a valid slave address. Subsequently, the slave transmits the MSB byte of the actual selected data register by the index register. After the MSB byte transmission, acknowledge is sent by the master. Afterwards, the LSB byte is transmitted by the slave which is also acknowledged by the master after the completed transmission. The data transfer can be terminated by the master by transmitting a Not-Acknowledge after the transmitted slave data or by invoking a START or a STOP condition on the bus.

6.3.8 General call

A general call is issued by the master by transmitting the general call address (000 0000) with a low R/W bit. When this command is issued on the bus, the device acknowledges this command. The device also acknowledges the second byte but ignores the data. Subsequent bytes sent by the master during the general call are not acknowledged.

6.3.9 Start byte

When the master transmits address 000 0000 and a high R/W bit ('START byte') the device acknowledges the address. The device then send the MSB data byte and LSB data byte, where the data corresponds to the content of the register which was addressed. After reset this corresponds to the temperature register.

6.3.10 Timeout function

The serial interface of the slave device is reset if the clock signal SCL is kept low for typ. 30 ms. Such a condition results in the release of the data line by the slave in case it has been pulled to low level. The slave remains inactive after a timeout and waits for a new START command invoked by the bus master. In order to prevent a timeout, the bus transfer rate must be higher than 1 kHz. This function is only available when the sensor is not in [sleep mode](#) (SM = 1).

6.3.11 Bus conditions

The following conditions occur on the serial bus which is compatible to the I²C-bus.

Bus idle

The signals SDA and SCL are not actively driven and pulled to a high level by an external pullup resistor.

Start data transfer

A transition of the SDA input from high to low level while the SCL signal is kept at high level results in a START condition. Such a START condition must precede any data transfer.

Stop data transfer

A transition of the SDA input from low to high level while the SCL signal is kept at high level results in a STOP condition. Any data transfer is finished by generating a STOP or START condition.

Data transfer

The master device defines the number of data bytes between a START and STOP condition and there is no limitation in the amount of data to be transmitted.

If it is desired to read only a single MSB byte without the LSB byte, a termination of the data transfer can be provoked by issuing a START or STOP condition on the bus.

Acknowledge

It is mandatory for each slave device to respond with acknowledge if the device is addressed by the master. Acknowledge is indicated by pulling down the data line (SDA) while the clock signal (SCL) is high in the acknowledge clock phase. In order to avoid an unwanted, START or STOP condition on the bus, setup and hold times must be met. The master can signal an end of data transmission by transmitting a Not-Acknowledge on the last transmitted data byte by keeping the acknowledge bit at high level.

6.3.12 Timing characteristics




Figure 6 Serial interface timing diagram

Table 24 Bus timing specifications

Parameter	Symbol	Fast mode		Unit
		Min.	Max.	
SCL clock frequency	f_{SCL}	0.001	0.4	MHz
Bus free time between STOP and START condition	t_{BUF}	600		ns
Hold time after repeated START condition	t_{HDSTA}	100		ns
Repeated START condition setup time	t_{SUSTA}	100		ns
Data in hold time	t_{HDDAT}	0		ns
Data out hold time ¹⁾	t_{DH}	100		ns
Data setup time	t_{SDAT}	100		ns
SCL clock low period	t_{LOW}	1300		ns
SCL clock high period	t_{HIGH}	600		ns
Clock/Data fall time	t_F		300	ns
Clock/Data rise time	t_R		300	ns
Clock/Data rise time for $SCL \leq 100$ kHz	t_R		1000	ns

1) The device will hold the SDA line high for 100 ns during the falling edge of the SCL

6.3.13 Timing diagrams

The following timing diagrams depict the different bus operation modes and data transmission:




Figure 7 Timing diagram for word write




Figure 8 Timing diagram for word read

7 Application information

7.1 External components

Figure 9 and Table 25 show the schematics and the recommended values for external components. The decoupling capacitor for the supply should have a value of at least 10 nF. For the serial interface, pull-up resistors to VDD are mandatory. The pull-up resistors on the serial interface and the interrupt depend on the bus capacitance and on the clock speed.




Figure 9 Schematic with external components

Table 25 Values for external components

Parameter	Min.	Typ.	Unit
Decoupling capacitor	10		nF
Pull-up resistors		10	kΩ

8 Package drawings & markings




Figure 10 WLCSP outline drawing (Bottom & side view)

- All dimensions are in micrometers. Angles in degrees.
- Dimensioning and tolerance conform to ASME Y14.5M-1994.
- This package contains no lead (Pb).
- This drawing is subject to change without notice.




Figure 11 WLCSP package marking/code for AS6223

Revision history

Document revision	Date	Description of changes
1.00	2026-08-12	Document rebranded from ams-OSRAM to Infineon; technical specifications remain unchanged. Legacy ams changes from previous released version to revision v5-00: • Change power naming in the application example from VDD to VBUS for pull-up resistors

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-08-12

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2026 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IFX-img1785823388650

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.