

Half-bridge daughterboard series with different gate drive solutions for CoolGaN™ Transistors 650 V G5

Ordering code:

KIT_HB_GaN_ISO_TLL_A / KIT_HB_GaN_ISO_PFN_A / KIT_HB_GaN_BT_RC_TLL_A / KIT_HB_GaN_BT_RC_PFN_A / KIT_HB_GaN_BT_ML_TLL_A / KIT_HB_GaN_BT_ML_PFN_A

About this document

Scope and purpose

The KIT_HB_GaN series offers a portfolio of complete half-bridge daughterboard solutions for Infineon's CoolGaN™ Transistor 650 V G5 packaged with PG-LSON-8, and PG-HSOF-8, including several kinds of driver solutions:

- Isolated single-channel gate driver IC ([EiceDRIVER™ 1EDB7275F](#)) and a configurable isolated bias supply enabled by a simple single-channel non-isolated gate driver IC ([EiceDRIVER™ 1EDN7511B](#))
- Dual-channel isolated gate driver IC with floating outputs ([EiceDRIVER™ 2EDB7259Y](#))

The board enables driving CoolGaN™ Transistors with unipolar or bipolar gate-to-source voltages – compatible with gate injection transistor (GIT) products. It is an easy plug-in solution for designs with isolated single-channel or dual-channel gate driver ICs. The board can be configured with jumper wires without layout concerns.

Intended audience

This document targets power electronic engineers and designers interested in a configurable isolated bias supply or bootstrap driver for their GaN designs, featuring compactness, high efficiency, good regulation, and affordability.




Figure 1 Front and back view of KIT_HB_GaN series

Important notice

Important notice

“Evaluation Boards and Reference Boards” shall mean products embedded on a printed circuit board (PCB) for demonstration and/or evaluation purposes, which include, without limitation, demonstration, reference and evaluation boards, kits and design (collectively referred to as “Reference Board”).

Environmental conditions have been considered in the design of the Evaluation Boards and Reference Boards provided by Infineon Technologies. The design of the Evaluation Boards and Reference Boards has been tested by Infineon Technologies only as described in this document. The design is not qualified in terms of safety requirements, manufacturing and operation over the entire operating temperature range or lifetime.

The Evaluation Boards and Reference Boards provided by Infineon Technologies are subject to functional testing only under typical load conditions. Evaluation Boards and Reference Boards are not subject to the same procedures as regular products regarding returned material analysis (RMA), process change notification (PCN) and product discontinuation (PD).

Evaluation Boards and Reference Boards are not commercialized products, and are solely intended for evaluation and testing purposes. In particular, they shall not be used for reliability testing or production. The Evaluation Boards and Reference Boards may therefore not comply with CE or similar standards (including but not limited to the EMC Directive 2004/EC/108 and the EMC Act) and may not fulfill other requirements of the country in which they are operated by the customer. The customer shall ensure that all Evaluation Boards and Reference Boards will be handled in a way which is compliant with the relevant requirements and standards of the country in which they are operated.

The Evaluation Boards and Reference Boards as well as the information provided in this document are addressed only to qualified and skilled technical staff, for laboratory usage, and shall be used and managed according to the terms and conditions set forth in this document and in other related documentation supplied with the respective Evaluation Board or Reference Board.

It is the responsibility of the customer’s technical departments to evaluate the suitability of the Evaluation Boards and Reference Boards for the intended application, and to evaluate the completeness and correctness of the information provided in this document with respect to such application.

The customer is obliged to ensure that the use of the Evaluation Boards and Reference Boards does not cause any harm to persons or third-party property.

The Evaluation Boards and Reference Boards and any information in this document is provided "as is" and Infineon Technologies disclaims any warranties, express or implied, including but not limited to warranties of non-infringement of third-party rights and implied warranties of fitness for any purpose, or for merchantability.

Infineon Technologies shall not be responsible for any damages resulting from the use of the Evaluation Boards and Reference Boards and/or from any information provided in this document. The customer is obliged to defend, indemnify and hold Infineon Technologies harmless from and against any claims or damages arising out of or resulting from any use thereof.

Infineon Technologies reserves the right to modify this document and/or any information provided herein at any time without further notice.

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5



Safety precautions

Safety precautions

Note: Please note the following warnings regarding the hazards associated with development systems.

Table 1 Safety precautions






	<p>Warning: The evaluation or reference board is connected to the grid input during testing. Hence, high-voltage differential probes must be used when measuring voltage waveforms by oscilloscope. Failure to do so may result in personal injury or death. Darkened display LEDs are not an indication that capacitors have discharged to safe voltage levels.</p>
	<p>Caution: The heat sink and device surfaces of the evaluation or reference board may become hot during testing. Hence, necessary precautions are required while handling the board. Failure to comply may cause injury.</p>
	<p>Caution: Only personnel familiar with the drive, power electronics and associated machinery should plan, install, commission and subsequently service the system. Failure to comply may result in personal injury and/or equipment damage.</p>
	<p>Caution: The evaluation or reference board contains parts and assemblies sensitive to electrostatic discharge (ESD). Electrostatic control precautions are required when installing, testing, servicing or repairing the assembly. Component damage may result if ESD control procedures are not followed. If you are not familiar with electrostatic control procedures, refer to the applicable ESD protection handbooks and guidelines.</p>
	<p>Caution: The evaluation or reference board is shipped with packing materials that need to be removed prior to installation. Failure to remove all packing materials that are unnecessary for system installation may result in overheating or abnormal operating conditions.</p>

Table of contents

Table of contents

About this document	1
Important notice	2
Safety precautions	3
Table of contents	4
1 Introduction of the series board	5
1.1 RC interface for CoolGaN™ Transistor	5
2 Board description	8
2.1 Function block and EVB family general description	8
2.2 Schematic overview	9
2.3 Layout overview	13
2.4 Measurement suggestion.....	17
3 Measurement results	18
3.1 Double pulse test with the daughterboard	18
3.1.1 CoolGaN™ Transistor with single-channel isolated driver IC and isolated standby aux power circuit.....	19
3.1.2 CoolGaN™ Transistor with dual-channel isolated driver and miller clamp circuit.....	19
3.1.3 CoolGaN™ Transistor with dual-channel isolated driver and RC interface circuit	21
4 Summary	22
References	23
Revision history	24
Disclaimer	25

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

1 Introduction of the series board

Facing various application scenarios, CoolGaN™ Transistor can be paired with multiple driver solutions. This application manual introduces how to use CoolGaN™ Transistor with different driver solutions and explain their features. It also includes intuitive sub-board design to enable quick performance verification in actual systems.

The following sections will sequentially introduce the proposed driving solutions mentioned in this user guide, along with the experimental results.

1.1 RC interface for CoolGaN™ Transistor

RC interface circuit is the typical design choices for CoolGaN™ switches, for more in-depth design rules, see Gate drive configurations for GaN power transistors [10] document. The following figure shows the driver circuit for the EVBs:




Figure 2 Typical RC interface for Infineon CoolGaN™ Transistor

The following list defines the parameters shown in Figure 2 (Reference: [10]):

- **R_{ss}**: Keeps the steady-state gate current I_{ss}
- **R_{on}, R_{off}**: Transient switching speed dv/dt tuning resistor
- **C_c**: Coupling capacitor as a charge pump to provide fast-switching transient and negative gate bias




Figure 3 Typical switching waveform for GaN devices

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

Miller clamp circuit with RC network

While designing high-speed switching circuits, the Miller clamp is a vital technology that effectively prevents field effect transistors (FET) from unintentionally turning on due to the Miller effect, reducing potential risks in the circuit. This technology is particularly suitable for applications with high switching frequencies or rapid voltage changes, such as SiC or GaN.

By stabilizing the gate voltage, the Miller clamp significantly improves the reliability and robustness of the system, effectively preventing device short circuit, which in turn optimizes the overall efficiency and performance. However, while incorporating a Miller clamp into a design, you must carefully consider various factors, such as circuit parasitics, PCB layout, high-frequency characteristics, and power supply requirements.

However, consider the following limitations to the external Miller clamp circuit design:

- The clamp circuit should be placed as close as possible to the FET's gate to ensure its effectiveness
- The selection of the clamp resistance and PNP BJT is critical
- The resistance value should not be too high, as excessive transient I_{GD} currents may cause the gate voltage, originally pulled low, to be raised again, which weakens the clamp's intended function
- Low V_{CE} (SAT) can make sure it provides enough pull-down capability

This article explores the application of Miller clamp circuits in more complex layouts, particularly in conjunction with GaN devices, providing practical design references to enhance the performance and reliability of high-frequency, high-efficiency circuits.




Figure 4 Miller clamp circuit with RC interface for Infineon CoolGaN™ Transistor

The following list defines the parameters shown in [Figure 4](#):

- **R_{SS}** : keep the steady-state gate current I_{SS}
- **R_{on} , R_{off}** : transient switching speed dv/dt tuning resistor
- **C_c** : coupling capacitor as a charge pump to provide fast-switching transient as well as negative gate bias
- **D_{on}** : Separate the turn on and turn off loop

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents




Figure 5 Miller clamp circuit with RC interface for Infineon CoolGaN™ Transistor

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

2 Board description

2.1 Function block and EVB family general description

The half-bridge daughterboard includes different driver solutions:

- **EiceDRIVER™ 1EDB7275F:** a single-channel isolated driver with a bias supply circuit based on EiceDRIVER™ 1EDN7511B, a single-channel non-isolated gate driver IC. This driver solution is optimized to drive high-side or low-side CoolGaN™ devices. It can provide a stable driving capability with a bias supply. For more design details, see [KIT_1EDB_AUX_GaN](#)
- **EiceDRIVER™ 2EDB7259Y:** a dual-channel isolated driver with a bootstrap structure for optimizing the layout area and component count. This driver solution combines the RC interface circuit with a miller clamping circuit for reliability improvement.

These boards enable CoolGaN™ devices with only minor modifications in some passive components and can cover the main popular device packages, such as TOLL and DFN 8x8. The functional block of the KIT_HB_GaN series is shown in [Figure 6](#).




Figure 6 The functional block of the KIT_HB_GaN series

The complete series is shown in the following table.

Table 2 KIT_HB_GaN series item lists


	Series name	Function	Device	Feature
1	KIT_HB_GaN_ISO_TLL_A	1EDB7275 for ISO AUX power	TOLL_IGT65R055D2	RC interface (+4V / -4V)
2	KIT_HB_GaN_ISO_PFN_A	1EDB7275 for ISO AUX power	DFN 8x8_IGLD65R055D2	RC interface (+4V / -4V)
3	KIT_HB_GaN_BT_RC_TLL_A	2EDB7259Y for Bootstrap Driver	TOLL_IGT65R055D2	RC interface (+4V / -4V)
4	KIT_HB_GaN_BT_RC_PFN_A	2EDB7259Y for Bootstrap Driver	DFN 8x8_IGLD65R055D2	RC interface (+4V / -4V)
5	KIT_HB_GaN_BT_ML_TLL_A	2EDB7259Y for Bootstrap Driver	TOLL_IGT65R055D2	Miller Clamp (+4V / 0V)
6	KIT_HB_GaN_BT_ML_PFN_A	2EDB7259Y for Bootstrap Driver	DFN 8x8_IGLD65R055D2	Miller Clamp (+4V / 0V)

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

2.2 Schematic overview


The various schematics of the KIT_HB_GaN series are shown in Figure 7.




Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

2. Dual-channel isolated driver with a bootstrap structure



2.a. Bootstrap driver circuit



2.b. Power loop circuit

Figure 7 KIT_HB_GaN series schematics: Single-channel isolated driver with a bias supply circuit (1) and Dual-channel isolated driver with a bootstrap structure (2)

The board design is considered compatible with CoolGaN™ devices and with different driving solutions, so the modification table is as follows.


Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

Table 3 Modifications for daughterboard configurations

Configuration	VCC	Turn on (V)/off (V)			
KIT_HB_GaN_ISO_TLL_A KIT_HB_GaN_ISO_PFN_A	12 V	Vgs (+4/-3)	R1 NC	R11 0 Ω	RC network 3.3 nF / 300 Ω
KIT_HB_GaN_BT_RC_TLL_A KIT_HB_GaN_BT_RC_PFN_A	12 V	Vgs (+4/-6)	Q2/Q4 / R1 / R19/ R20/R21/R22 NC	R11 0 Ω	RC network 3.3 nF / 300 Ω
KIT_HB_GaN_BT_ML_TLL_A KIT_HB_GaN_BT_ML_PFN_A	6 V	Vgs (+4/0)	R3/R5/R9 NC	R18 0 Ω	D1/D3 Opposite the Diode's direction RC network 3.3 nF/300 Ω

The following figure shows the various driver circuits and schematics for KIT_HB_GaN devices.



Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

2.3 Layout overview

The evaluation board is 1.6 mm thick, with four evenly spaced 2 oz thick copper layers. The layer stack-up is depicted below.




Figure 9 Single-channel isolated driver with a bias supply circuit for TOLL, showing 3D daughterboard diagrams (top image) and the various PCB layers

Figure 9 shows the layout of KIT_HB_GaN_ISO_TLL_A of the KIT_HB_GaN series evaluation boards: top layer (a), mid layer 1 (b), mid layer 2 (c), and bottom layer (d).

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents




Figure 10 Single-channel isolated driver with a bias supply circuit for DFN 8x8, showing 3D daughterboard diagrams (top image) and the various PCB layers

Figure 10 shows the layout of KIT_HB_GaN_ISO_PFN_A of the KIT_HB_GaN series evaluation boards: top layer (a), mid layer 1 (b), mid layer 2 (c), and bottom layer (d).

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents




Figure 11 Dual-channel isolated driver with a bootstrap structure for TOLL, showing 3D daughterboard diagrams (top image) and the various PCB layers

Figure 11 shows the layout of KIT_HB_GaN_BT_RC_TLL_A, KIT_HB_GaN_BT_ML_TLL_A of the KIT_HB_GaN series of evaluation boards: top layer (a), mid layer 1 (b), mid layer 2 (c), and bottom layer (d).

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents




Figure 12 Dual-channel isolated driver with a bootstrap structure for DFN 8x8, showing 3D daughterboard diagrams (top image) and the various PCB layers

Figure 12 shows the layout of KIT_HB_GaN_BT_RC_PFN_A, KIT_HB_GaN_BT_ML_PFN_A of the KIT_HB_GaN series of evaluation boards: top layer (a), mid layer 1 (b), mid layer 2 (c), and bottom layer (d).

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

2.4 Measurement suggestion

A long ground wire introduces unwanted inductance into the probe measurement path. This results in overshoot and ringing – associated with the rising and falling edges of the signals. Minimizing the length of the ground loop is especially important for CoolGaN™ devices– which has very fast rise and fall times – affected by the probe's ground inductance. Following are some examples of measurement setups:




Figure 13 Examples of the scope probe with a short ground clip

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

3 Measurement results

3.1 Double pulse test with the daughterboard

For proper setup and connections for double pulse testing, provide 6 V or 12 V DC supply connections. The inductor also connects to the terminal block (Vdc+ and Vsw). It is recommend to use the air core for the inductor, as it can handle high pulse current without being saturated. No load is required for pulse testing – the inductor energy is dissipated in the freewheeling transistor.

Test conditions:

- Vdc+ = 400 V
- ID = 30 A (IGT65R055D2)
- VGS = Depends on the driver solution (4 V/-3 V.)
- L = 400 μ H (without RC snubber)
- T_J = 25 °C




Figure 14 Double pulse function block and test waveform

This example shows how to set the board up for double pulse testing. In the first zone (t₁~t₂), a GaN transistor turns on and ramps up the inductor current to a test value. This GaN transistor then turns off and the current freewheels through the other GaN transistor, which acts as a synchronous rectifier. The second pulse (t₃~t₄), shows hard-switched turn-on performance on the leading edge (at the test current) and continues the ramp to a higher current level.

GaN devices perform particularly well on these tests because the freewheeling diode has zero reverse recovery characteristics. Double pulse testing is typically done one burst at a time (not continuously) to keep power dissipation low, even while testing the voltage and current limits of the device.

CoolGaN™ Transistor in TOLL package is used to demonstrate some of the driving solutions as below.

Table 4 lists the oscilloscope channels for Figure 15, Figure 16, and Figure 17.

Table 4 Description of oscilloscope channels

Channel	Description
CH 1 (blue)	Low-side GaN gate-to-source signal, 2 V/div
CH 2 (cyan)	Low-side GaN drain-to-source signal, 100 V/div
Ch 4 (green)	Inductor current, 10 A/div

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

3.1.1 CoolGaN™ Transistor with single-channel isolated driver IC and isolated standby aux power circuit

Measured peak $V_{DS} = 552 \text{ V}$, $V_{GS} = 4.96 \text{ V}$. Reliable hard-switching with [IGT65R055D2](#) is achieved at full-rated current.



Figure 15 Double-pulse test waveform with single-channel isolated driver IC and isolated standby aux power circuit (IGT65R055D2)

3.1.2 CoolGaN™ Transistor with dual-channel isolated driver and miller clamp circuit

Measured peak $V_{DS} = 564 \text{ V}$, $V_{GS} = 3.6 \text{ V}$. Reliable hard-switching with [IGT65R055D2](#) is achieved at full-rated current.

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents




Figure 16 Double pulse test waveform with dual-channel isolated driver and Miller clamp circuit (IGT65R055D2)

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5

Table of contents

3.1.3 CoolGaN™ Transistor with dual-channel isolated driver and RC interface circuit

Measured peak $V_{DS} = 552$ V, $V_{GS} = 5.44$ V. Reliable hard-switching with [IGT65R055D2](#) is achieved at full-rated current.




Figure 17 Double pulse test waveform with dual-channel isolated driver and RC interface circuit (IGT65R055D2)

4 Summary

These daughterboard series are high voltage, high power density, and drop into any half-bridge topology easily. There are several application environments are show as follows. Just choose a suitable package and the driver circuit needed. This allows for the validation of CoolGaN™ performance with minimal modifications and enables a more efficient evaluation of the extent to which CoolGaN™ improves the system. For more information, you can refer to the [Power system topology selection](#).

Table 5 Topologies overview

Application	AC / DC	DC/DC	DC/AC
Industrial SMPS	<ul style="list-style-type: none"> – Totem Pole PFC 	<ul style="list-style-type: none"> – HB / FB LLC – PS FB 	-
DC EV Charging	<ul style="list-style-type: none"> – B6 – ANPC 	<ul style="list-style-type: none"> – HB / FB LLC – DAB – CLLC – Buck-boost 	-
Home applications / Solar		<ul style="list-style-type: none"> – DAB – CLLC 	<ul style="list-style-type: none"> – B6 – Heric – Cyclo converter – PS FB + H4

References

References

Contact [Infineon support](#) to obtain the documents.

- [1] Infineon Technologies AG : *Application note – Half-bridge evaluation board designed with CoolGaN™ GIT HEMTs and EiceDRIVER™ 2EDB8259Y - EVAL_2EDB_HB_GaN*; [Available online](#)
- [2] Infineon Technologies AG: *Application note – Driving 600 V CoolGaN™ high electron mobility transistors*
- [3] Infineon Technologies AG: *Whitepaper – Gate drive solutions for CoolGaN™ GIT HEMT: Exploiting the full potential of GaN*; [Available online](#)
- [4] D. Varajao, T. Ferianz, V. Zhang, and C. Matrisciano: *Driving GaN HEMT High-Voltage Half-Bridge with a Single-Channel Non-Isolated Gate Driver with Truly Differential Inputs*; [Available online](#)
- [5] Jimmy Liu: *Technical article – Design Considerations for a GaN-Based High-Frequency LLC Resonant Converter*; [Available online](#)
- [6] Infineon Technologies AG: *Application note – 600 V CoolGaN™ half-bridge evaluation platform featuring GaN EiceDRIVER™*
- [7] Infineon Technologies AG: *Application note – CoolGaN™ hybrid driving evaluation board with EiceDRIVER™ 1EDB7275F and 1EDN7550B*; [Available online](#)
- [8] Infineon Technologies AG: *EiceDRIVER™ 1EDB single-channel isolated gate driver*; [Available online](#)
- [9] Infineon Technologies AG: *EiceDRIVER™ 1EDN-TDI low-side gate drivers with Truly Differential Inputs (TDI)*; [Available online](#)
- [10] Infineon Technologies AG: *Whitepaper – Gate drive configurations for GaN power transistors*; [Available online](#)

Half-bridge daughterboard with different gate drive solutions for CoolGaN™ Transistor 650 V G5



Revision history

Revision history

Document revision	Date	Description of changes
V 1.0	2026-05	Initial release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-05

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2026 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email:

erratum@infineon.com

Document reference

UG081849

Important notice

This evaluation board, demonstration board, reference board or kit and any related documentation ("Evaluation Board") is sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon"). Evaluation Boards are part of Infineon's non-serial products.

This Evaluation Board is delivered to customer "AS IS", without any warranty (whether express or implied) or liability of Infineon of any kind, including but without limitation any warranty of merchantability, fitness for a particular purpose or non-infringement. These limitations and exclusions shall not apply in case of Infineon's willful misconduct or in any other case where liability is mandatory at law.

This Evaluation Board shall only be used by customer for test purposes and not for series production. However, the Evaluation Board shall not be used for reliability testing. The Evaluation Board is exclusively intended for technically qualified and skilled customer representatives. The Evaluation Board shall not be used in any way where a failure of the Evaluation Board, or any consequences of the use thereof, can reasonably be expected to result in personal injury.

Evaluation Board ("Software") is owned by Infineon and is protected by and subject to worldwide patent protection, worldwide copyright laws, and international treaty provisions. Therefore, you may use this Software only as provided in the license agreement accompanying the software package from which you obtained this Software. If no license agreement applies, then any use, reproduction, modification, translation, or compilation of this Software is prohibited without the express written permission of Infineon. Unless otherwise expressly agreed with Infineon, this Software is provided to customer "AS IS", without any warranty (whether express or implied) or liability of Infineon of any kind, including but without limitation any warranty of merchantability, fitness for a particular purpose or non-infringement. These limitations and exclusions shall not apply in case of Infineon's willful misconduct or in any other case where liability is mandatory at law.

Infineon reserves the right to make changes to the Software without notice. You are responsible for properly designing, programming, and testing the functionality and safety of your intended application of the Software, as well as complying with any legal requirements related to its use. Infineon does not guarantee that the Software will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches. The Software shall not be used in any way where a failure of the Evaluation Board, or any consequences of the use thereof, can reasonably be expected to result in personal injury.

Safety & Operating Instructions:

Customer shall check the Evaluation Board for any physical damage which may have occurred during transport. If customer detects any damages or defects in the Evaluation Board, customer shall not connect the Evaluation Board to a power source. Customer shall contact Infineon for further support. If customer observes unusual operating behavior during the evaluation process, customer shall immediately shut off the power supply to the Evaluation Board and consult Infineon for support.

Customer shall not touch the Evaluation Board during operation and keep a safe distance.

Customer shall not touch the Evaluation Board after disconnecting the power supply, several components may still store electrical voltage and can discharge through physical contact. Several parts, like heat sinks and transformers, may still be very hot. Allow the components to cool before touching or servicing.

The electrical installation must be completed in accordance with the appropriate safety requirements.