

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

About this document

Scope and purpose

This document is a design guide for a quasi-resonant flyback converter using Infineon's latest CoolSET™ 5th Generation QR Plus ICE5QRxx80BG-1 controller, which offers high efficiency, low standby power with selectable entry and exit standby power options, wide V_{CC} operating range with fast startup, robust line protection with input overvoltage protection (OVP), brownout, and various protection modes for a highly reliable system.

Intended audience

This document is intended for power supply design/application engineers, students, etc. who wish to design power supplies with CoolSET™ 5th Generation QR Plus controllers for flyback topology.

CoolSET™

Infineon's CoolSET™ AC-DC integrated power stages in quasi-resonant switching scheme offers increased robustness and outstanding performance. This family offers superior energy efficiency, comprehensive protective features, and reduced system costs and is ideally suited for auxiliary power supply applications in a wide variety of potential applications such as:

- [SMPS](#)
- [Home appliances](#)
- [Server](#)
- [Telecom](#)

Table of contents

Table of contents

About this document.....	1
Table of contents.....	2
1 Introduction	4
2 Description.....	5
2.1 Features	5
2.2 Pin layout.....	5
2.2.1 Feedback and burst entry/exit control.....	6
2.2.2 V_{IN} (input line OVP and brownout)	6
2.2.3 Current sense (CS)	6
2.2.4 Zero crossing detection (ZCD)	6
2.2.5 Drain	6
2.2.6 V_{CC} (positive voltage supply)	6
2.2.7 GND (ground).....	6
3 Overview of the QR flyback converter	7
4 Functional description and component design	10
4.1 V_{CC} pre-charging and typical V_{CC} voltage during startup	10
4.1.1 V_{CC} capacitor	11
4.2 Soft start	11
4.3 Normal operation.....	12
4.3.1 Digital frequency reduction	12
4.3.1.1 Minimum ZC count determination.....	12
4.3.1.2 Up/down counter.....	12
4.3.1.3 Switch-on determination.....	13
4.3.2 Switch-off determination.....	13
4.4 ABM with selectable power level	14
4.4.1 Entering ABM operation.....	15
4.4.2 During ABM operation	15
4.4.3 Leaving ABM operation	15
4.5 Current sense.....	16
4.6 FB	17
4.7 Zero crossing detection	18
4.8 Line overvoltage, brownout, and line selection.....	19
4.9 Protection features	20
4.10 Others	21
5 Schematic	22
6 PCB layout recommendations.....	23
7 Output power of CoolSET™ 5th Generation QR Plus controllers	24
8 CoolSET™ 5th Generation QR Plus FLYCAL design example	26
8.1 Input diode bridge (BR1)	27
8.2 Input capacitor (C13).....	27
8.3 Transformer design (TR1)	29
8.4 Sense resistor (R14)	31
8.5 Winding design	32
8.6 Reverse voltage of diode (D21, D22, D12).....	35
8.7 Clamping network (R11, C15, D11)	35

Table of contents

8.8	Output capacitors	36
8.8.1	Output capacitor 1 (C22)	36
8.8.2	Output capacitor 2 (C28)	36
8.9	Output filter	37
8.9.1	Output filter 1 (L21, C24)	37
8.9.2	Output filter 2 (L22, C210)	37
8.10	V _{CC} capacitors (C16, C17)	38
8.11	Losses	38
8.12	Heat dissipation	40
8.13	Regulation loop	41
8.14	ZC and output OVP	45
8.15	Line OVP, brownout, and line selection	45
References.....		47
Revision history.....		48
Disclaimer.....		49

1 Introduction

This is a design guide for a quasi-resonant flyback converter using Infineon's CoolSET™ 5th Generation QR Plus ICE5QRxx80BG-1 controller.

The IC is optimized for offline SMPS applications such as home appliances/white goods, TVs, PCs, servers, and notebook adapters. The improved digital frequency reduction with proprietary QR operation offers lower EMI and higher efficiency for a wide AC range by reducing the switching frequency difference between low-line and high-line. The enhanced active burst mode (ABM) power enables flexibility not only in the standby power operation range selection but also in the QR switching, even in the burst mode. The product has a wide operating range (10 V~30.5 V) of IC power supply and lower power consumption. The numerous protection functions including robust line protection with input OVP and brownout provide full protection to the power supply system in failure situations. All of these make the ICE5QRxx80BG-1 an outstanding controller on the market for QR flyback converters.

Description

2 Description

2.1 Features

- Integrated 800 V avalanche rugged CoolMOS™
- Novel Quasi-Resonant operation and proprietary implementation for low EMI
- Active burst mode with selectable entry and exit standby power to reach the lowest standby (power <100 mW)
- Fast startup achieved with cascode configuration
- Digital frequency reduction for higher system efficiency
- Minimum switching frequency difference between low- and high-line for higher system efficiency and low EMI
- Cycle-by-cycle peak current limitation
- Maximum on/off time limitation to avoid audible noise during startup and power down
- Auto restart mode protection for V_{CC} overvoltage, V_{CC} undervoltage, overload/open loop, line/output overvoltage, brownout, and over temperature
- Increased pin voltage rating for ease of system design
- Pb-free lead plating, halogen-free mold compound, RoHS compliant

2.2 Pin layout




Figure 1 Pin configuration

Description

2.2.1 Feedback and burst entry/exit control

The feedback (FB) pin combines the functions of FB loop control, selectable burst entry/exit control, and overload/open-loop protection.

2.2.2 V_{IN} (input line OVP and brownout)

The V_{IN} pin is connected to the bus via a resistor divider (see [Figure 2](#)) to sense the line voltage. This pin combines the functions of input line OVP, brownout, and minimum Zero Crossing (ZC) count setting for low-line and high-line.

2.2.3 Current sense (CS)

The CS pin is connected to the shunt resistor for the primary current sensing externally and to the PWM signal generator block for switch-off determination (together with the FB voltage) internally.

2.2.4 Zero crossing detection (ZCD)

The ZCD pin combines the functions of startup, ZCD, and output OVP. During startup, it is used to provide a voltage level to the gate of the power switch CoolMOS™ to charge the V_{CC} capacitor.

2.2.5 Drain

The drain pin is connected to the drain of the integrated CoolMOS™ 800 V.

2.2.6 V_{CC} (positive voltage supply)

The V_{CC} pin is the positive voltage supply to the IC. The operating range is 10 V~30.5 V.

2.2.7 GND (ground)

The GND pin is the common ground of the CoolSET™.

3 Overview of the QR flyback converter

Figure 2 shows a typical application of the ICE5QRxx80BG-1 controller in a QR flyback converter. In this converter, the mains input voltage is rectified by the diode bridge and then smoothed by the capacitor (C_{bus}), where the bus voltage V_{bus} is available. The transformer has one primary winding (W_p), one or more secondary windings (W_{s1} and W_{s2}), and one auxiliary winding (W_a). Figure 3 shows the typical waveforms for the flyback converter when QR control is used. The voltage from the auxiliary winding provides information about the demagnetization of the power transformer and the output voltage.

As shown in Figure 3, after the power switch is turned on, the voltage across the shunt resistor (R_{CS}) shows a spike caused by the discharging of the drain-source capacitor. After the spike, the voltage V_{CS} shows information about the real current through the main inductance of the transformer (L_p). Once the measured current signal V_{CS} exceeds the maximum value determined by the FB voltage (V_{FB}), the power switch is turned off. During this on-time, a negative voltage proportional to the input bus voltage is generated across the auxiliary winding.




Figure 2 Typical application of CoolSET™

The drain-source voltage of the power switch V_{DS} will rise rapidly after the MOSFET is turned off. This is caused by the energy stored in the leakage inductance of the transformer. A snubber circuit, RCD in most cases, can be used to limit the maximum drain-source voltage. After oscillation 1, the drain-source voltage goes to its steady value. Here, the voltage (V_R) is the reflected value of the secondary voltage at the primary side of the transformer, and is calculated as:

$$V_R = \frac{(V_{out} + V_{Fout}) \times N_P}{N_S} \quad (\text{Eq. 1})$$

Where,

V_R : Reflected voltage

V_{out} : Output voltage

V_{Fout} : Forward voltage of the secondary diode

N_P : Number of primary turns of the transformer

N_S : Number of secondary turns of the transformer

Overview of the QR flyback converter

After oscillation 1 is damped, the drain-source voltage of the power switch shows a constant value of $V_{bus} + V_R$ until the transformer is fully demagnetized. This duration builds up the first portion of the off time (t_{off1}).

After the secondary-side current falls to zero, the drain-source voltage of the power switch shows another oscillation (oscillation 2 in [Figure 3](#); this is also mentioned as the main oscillation in this document). This oscillation happens in the circuit consisting of the equivalent main inductance of the transformer (L_p) and the capacitor across the drain-source (or drain-GND) terminal (C_{DS}), which includes $C_{o(er)}$ of the MOSFET. The frequency of this oscillation is calculated as:

$$f_{OSC2} = \frac{1}{2\pi \times \sqrt{L_P \times C_{DS}}} \quad (\text{Eq. 2})$$

Where,

f_{OSC2} : Oscillation 2 in [Figure 3](#)

L_p : Primary main inductance of the transformer

C_{DS} : Capacitance across drain-to-source/GND of the power switch

The amplitude of this oscillation begins with a value of v_R and decreases exponentially with the elapsing time, which is determined by the loss factor of the resonant circuit. The first minimum of the drain voltage appears at half of the oscillation period after the time t_4 and can be approximated as:

$$V_{DS_Min} = V_{bus} - V_R \quad (\text{Eq. 3})$$

In the QR control, the power switch is switched on at the minimum of the drain-source voltage. From this kind of operation, the switching-on losses are minimized and switching noise due to dV_{DS}/dt is reduced compared to a normal hard-switching flyback converter.




Figure 3 Typical waveforms of the CoolSET™ 5th Generation QR Plus flyback converter

4 Functional description and component design

4.1 V_{CC} pre-charging and typical V_{CC} voltage during startup

When the AC-line input voltage is applied as shown in Figure 2, a rectified voltage appears across the capacitor (C_{bus}). The pull-up resistor (R_{START-UP}) provides a current to charge the input capacitance (C_{iss}) of the power switch and gradually generate one voltage level. If the voltage over C_{iss} is high enough, the power switch will turn on and the V_{CC} capacitor will be charged through the primary inductance of the transformer (L_P), the power switch and the internal diode with two steps of constant current source (I_{VCC_Charge1}¹ and I_{VCC_Charge3}¹).

A very small constant current source (I_{VCC_Charge1}) is charged to the V_{CC} capacitor until V_{CC} reaches V_{CC_SCP} to protect the controller from a V_{CC} pin short-to-GND during startup. After this, the second step of constant current source (I_{VCC_Charge3}) is provided to charge the V_{CC} capacitor further, until the V_{CC} voltage exceeds the turn-on threshold (V_{VCC_ON}). As shown in the time phase I in Figure 4, the V_{CC} voltage increases almost linearly, with two steps.

Note: The recommended typical value for R_{START-UP} is 50 MΩ (20 MΩ~100 MΩ). R_{START-UP} value is directly proportional to t_{start-up} and inversely proportional to no-load standby power.




Figure 4 VCC voltage and current at start-up

The time taken for V_{CC} pre-charging can be approximately calculated as:

$$t_{\text{StartUp}} = t_A + t_B = \frac{V_{VCC_SCP} \times C_{VCC}}{I_{VCC_Charge1}} + \frac{(V_{VCC_ON} - V_{VCC_SCP}) \times C_{VCC}}{I_{VCC_Charge3}} \quad (\text{Eq. 4})$$

Where,

V_{VCC_SCP}: V_{CC} short-circuit protection voltage

C_{VCC}: V_{CC} capacitor

V_{VCC_ON}: V_{CC} turn-on threshold voltage

¹ I_{VCC_Normal} is supply current from the V_{CC} capacitor or auxiliary winding to the controller during normal operation.

Functional description and component design

$I_{VCC_Charge1}$: V_{CC} charge current 1

$I_{VCC_Charge3}$: V_{CC} charge current 3

When the V_{CC} voltage exceeds the V_{CC} turn-on threshold (V_{VCC_ON}) at time t_1 , the IC begins to operate with a soft start. Due to the power consumption of the IC and the fact that there is still no energy from the auxiliary winding to charge the V_{CC} capacitor before the output voltage is built up, the V_{CC} voltage drops (Phase II). Once the output voltage is high enough, the V_{CC} capacitor receives the energy from the auxiliary winding from the time t_2 onward and delivering the $I_{VCC_Normal}^1$ to the controller. The V_{CC} will then reach a constant value depending on the output load.

4.1.1 V_{CC} capacitor

Since there is a V_{CC} UVP, the capacitance of the V_{CC} capacitor should be high enough to ensure that enough energy is stored in the V_{CC} capacitor so that the V_{CC} voltage will not drop below the V_{CC} UVP threshold (V_{VCC_OFF}) before the output voltage is built up. Therefore, the minimum capacitance should fulfill the following requirements:

$$C_{VCC} > \frac{I_{VCC_Charge3} \times t_{ss}}{V_{VCC_ON} - V_{VCC_OFF}} \quad (\text{Eq. 5})$$

Where,

$I_{VCC_Charge3}$: V_{CC} charge current 3

t_{ss} : Soft-start time

4.2 Soft start

After the supply voltage of the IC exceeds 16 V, which corresponds to t_1 of [Figure 4](#), the IC will start with a soft start. The soft-start function is digitally built into the IC. During soft start, the peak current of the power switch is controlled by an internal voltage reference instead of the voltage on the FB pin. The maximum voltage on the CS pin for peak current control is increased incrementally, as shown in [Figure 5](#). The maximum duration of soft start is 12 ms, with 3 ms for each step. During soft start, the OVP function is disabled.




Figure 5 Maximum CS voltage during soft start

4.3 Normal operation

During normal operation, the IC consists of the following:

- A digital signal-processing circuit including an up/down counter
- A ZC counter and a comparator
- An analog circuit including a current measurement unit and a comparator.

The switch-on and switch-off time points are determined by the digital circuit and the analog circuit, respectively. As input information for the switch-on determination, the ZC input signal and the value of the up/down counter are needed, while the FB signal (V_{FB}) and the current sensing signal (V_{CS}) are necessary for the switch-off determination. Details about the full operation of the controller in normal operation are given in the following sections.

4.3.1 Digital frequency reduction

As mentioned above, the digital signal processing circuit consists of an up/down counter, a ZC counter and a comparator. These three parts are the key to implementing digital frequency reduction with decreasing load. In addition, a ringing suppression time controller is implemented to avoid mis-triggering by the HF oscillation, when the output voltage is very low under conditions such as the soft-start period or output short-circuit. The functionality of these parts is described as in the following sections.

4.3.1.1 Minimum ZC count determination

To reduce the switching frequency difference between low-line and high-line, minimum ZC count determination is implemented. The minimum ZC count is set to '1' if V_{IN} is less than V_{IN_REF} , which represents low-line. For high-line, the minimum ZC count is set to '3' after V_{IN} is higher than V_{IN_REF} . There is also a hysteresis (V_{IN_REF}) with a certain blanking time (t_{VIN_REF}) for a stable AC-line selection between low-line and high-line.

4.3.1.2 Up/down counter

The up/down counter stores the number of the ZC, which determines the valley numbers to switch on the main MOSFET after demagnetization of the transformer. This value is fixed according to the FB voltage (V_{FB}), which contains information about the output power. Indeed, in a typical peak current mode control, a high output power results in a high FB voltage, and a low output power leads to a low FB voltage. Hence, according to V_{FB} , the value in the up/down counter is changed to vary the power MOSFET off-time according to the output power. The variation of the up/down counter value according to the FB voltage is explained below.

The FB voltage V_{FB} is internally compared with three threshold voltages V_{FB_LHC} , V_{FB_HLC} , and V_{FB_R} at each clock period of 48 ms. The up/down counter then counts upward, remains unchanged or counts downward, as shown in [Table 1](#).

Table 1 Operation of up/down counter

V_{FB}	Up/down counter action
Always lower than V_{FB_LHC}	Count upward until $n = 8/10^1$
Once higher than V_{FB_LHC} , but always lower than V_{FB_HLC}	Stop counting, no value changing
Once higher than V_{FB_HLC} , but always lower than V_{FB_R}	Count downward until $n = 1/3^2$

¹ $n = 8$ (for low-line) and $n = 10$ (for high-line)

² $n = 1$ (for low-line) and $n = 3$ (for high-line)

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

Functional description and component design

V_{FB}	Up/down counter action
Once higher than V_{FB_R}	Set up/down counter to $n = 1/3^2$

The number of ZC is limited and therefore, the counter varies from 1 to 8 (for low-line) or 3 to 10 (for high-line), and any attempt beyond this range is ignored. When V_{FB} exceeds V_{FB_R} voltage, the up/down counter is reset to '1' (low-line) and '3' (high-line) in order to allow the system to react rapidly to a sudden load increase. The up/down counter value is also reset to '1' during the soft-start stage to ensure an efficient maximum load startup. Figure 6 shows examples of how the up/down counter is changed over time according to the FB voltage.

The use of two different thresholds (V_{FB_LHC} and V_{FB_HLC}) to count upward or downward is to prevent frequency jittering when the FB voltage is close to the threshold point.




Figure 6 Up/down counter operation

4.3.1.3 Switch-on determination

After the gate drive goes low, it cannot be changed to high during the ring suppression time.

After the ring suppression time, the gate drive can be turned on when the ZC counter value is equal to the up/down counter value.

However, it is also possible that the oscillation between the primary inductor and the drain-source capacitor damps fast and the IC cannot detect ZC events. In this case, a maximum off-time is implemented. After the gate drive has remained off for the period of T_{offMax} , the gate drive will be turned on again regardless of the ZC counter values and V_{ZCD} . This function can effectively prevent the switching frequency from going lower than 20 kHz. Otherwise, it will cause audible noise.

4.3.2 Switch-off determination

In the converter system, the primary current is sensed by an external shunt resistor, which is connected between the source terminal of the internal low-side MOSFET and the common GND. The sensed voltage across the shunt resistor (V_{CS}) is applied to an internal current measurement unit, and its output voltage (V_1) is compared with the FB voltage (V_{FB}). Once the voltage (V_1) exceeds the voltage (V_{FB}), the output flip-flop is

Functional description and component design

reset. As a result, the main power switch is switched off. The relationship between the V_1 and the V_{CS} is described by:

$$V_1 = G_{PWM} \times V_{CS} + V_{PWM} \quad (\text{Eq. 6})$$

Where,

V_1 : Output voltage of comparator

G_{PWM} : PWM output gain

V_{CS} : Voltage across the CS resistor

V_{PWM} : Offset for voltage ramp

To avoid mis-triggering caused by the voltage spike across the shunt resistor at the turn-on of the main power switch, a leading-edge blanking (LEB) time (t_{LEB}) is applied to the output of the comparator. In other words, once the gate drive is turned on, the minimum on-time of the gate drive is the LEB time.

In addition, there is a maximum on-time t_{OnMax} limitation implemented in the IC. Once the gate drive has been in a high state longer than the maximum on-time, it will be turned off to prevent the switching frequency from going too low because of long on-time.

4.4 ABM with selectable power level

At light-load condition, the IC enters ABM operation to minimize power consumption. Details about ABM operation are explained in the following sections.

The burst mode entry level can be selected by changing the different resistor (R_{sel}) at the FB pin. There are two levels to be selected with different resistors, which are targeted for the lower range of ABM power (Level 1) and the higher range of ABM power (Level 2). [Table 2](#) shows the control logic for the entry and exit level with the FB voltage.

Table 2 Two levels: entry and exit ABM power

Level	R_{sel}	V_{FB}	V_{CS}	Entry level	Exit level
				V_{FB_EBLX}	V_{FB_LB}
1	Open	$V_{FB} > V_{REF_B}$	$V_{CS_BL1} = 0.31 \text{ V}$	0.90 V	2.75 V
2	580 kΩ~670 kΩ	$V_{FB} < V_{REF_B}$	$V_{CS_BL2} = 0.35 \text{ V}$	1.05 V	2.75 V

During IC startup, the Ref_{GOOD} signal is logic low when $V_{CC} < 4.4 \text{ V}$. The low Ref_{GOOD} signal will reset the burst mode level detection latch. When the burst mode level detection latch is low and the IC is off, the FB resistor is isolated from the FB pin, and a current source I_{sel} is turned on instead.

From $V_{CC} = 4.4 \text{ V}$ to the V_{CC} on-threshold, the FB pin will source current (I_{sel}) through R_{sel} and external FB network. When V_{CC} reaches the V_{CC} on-threshold, the FB voltage is sensed. The burst mode thresholds are then chosen according to the FB voltage level. The burst mode level detection latch is then set to high. Once the detection latch is set to high, any change in the FB level will not change the threshold selection. The current source (I_{sel}) is turned off 2 μs after the V_{CC} reaches the V_{CC} on-threshold and the R_{FB} resistor is reconnected to FB pin (see [Figure 7](#)).




Figure 7 Burst mode detect and adjust

4.4.1 Entering ABM operation

In order to enter ABM operation, three conditions must apply:

- The FB voltage must be lower than the threshold of V_{FB_EBLX}
- The up/down counter must be 8 for low-line and 10 for high-line
- The above two conditions must remain after a certain blanking time t_{FB_BEB} (20 ms).

Once all of these conditions are fulfilled, the ABM flip-flop is set and the IC enters ABM operation. This multi-condition determination for entering ABM operation prevents mis-triggering of ABM, so that the controller enters ABM operation only when the output power is really low during the preset blanking time.

4.4.2 During ABM operation

After entering the ABM, the FB voltage rises as V_o starts to decrease due to the inactive PWM section. One comparator observes the FB signal if the voltage level (V_{FB_BOn}) is exceeded. In that case, the internal circuit is powered up to restart with switching.

Turn on of the power switch is triggered by the ZC counter with a fixed value of 8 ZC for low-line and 10 ZC for high-line. Turn-off results if the voltage across the shunt resistor at the CS pin hits the threshold (V_{CS_BL1}/V_{CS_BL2}).

If the output load is still low, the FB signal decreases as the PWM section is operating. When the FB signal reaches the low threshold (V_{FB_Boff}), the internal circuit is reset again and the PWM section is disabled until the next time the V_{FB} signal increases beyond the V_{FB_BOn} threshold. In ABM, the FB signal is changing like a sawtooth between V_{FB_Boff} and V_{FB_BOn} (see [Figure 8](#)).

4.4.3 Leaving ABM operation

The FB voltage immediately increases if there is a high load jump. This is observed by a comparator with a threshold of V_{FB_LB} . As the current limit is V_{CS_BLX} (31% or 35%) during ABM, a certain load is needed so that FB voltage can exceed V_{FB_LB} . After leaving ABM, normal peak current control through V_{FB} is reactivated. In addition, the up/down counter will be set to 1 (low-line) or 3 (high-line) immediately after leaving ABM. This is helpful to minimize the output voltage undershoot.




Figure 8 Signals in ABM

4.5 Current sense

The PWM comparator inside the IC has two inputs: one from the CS pin and the other from the FB voltage. Before being sent to the PWM comparator, there is an offset and operational gain on the CS voltage. In normal operation, the relationship between FB voltage and maximum CS voltage is determined by **Eq. 7**.

$$V_{FB} = G_{PWM} \times V_{CS} + V_{PWM} \quad (\text{Eq. 7})$$

Where,

V_{FB} : FB voltage

V_{CS} : Voltage across the CS resistor

G_{PWM} : PWM output gain

V_{PWM} : Offset for voltage ramp

Functional description and component design

The absolute maximum CS voltage V_{CS} is 1 V. Therefore, the CS resistor can be chosen according to the maximum required peak current in the transformer, as shown in **Eq.8**.

$$R_{Sense} = \frac{V_{CS_N}}{I_{PMax}} \quad (\text{Eq. 8})$$

Where,

R_{Sense} : CS resistor

V_{CS_N} : PCL in normal operation (1 V)

I_{PMax} : Peak current of primary inductance

In addition, an LEB is already built inside the CS pin. The typical value of LEB time is 220 ns, which can be thought of as a minimum on-time.

Note: In case of higher switch-on noise at the CS pin, the IC may switch off immediately after LEB time, especially at light-load high-line conditions. To avoid this, add a noise-filtering ceramic capacitor C112 (e.g., 100 pF~100 nF, see [Figure 10](#)).

4.6 FB

Inside the IC, the FB pin is connected to the V_{REF} 3.3 V voltage source through a pull-up resistor (R_{FB}). Outside the IC, this pin is connected to the collector of the optocoupler. Normally, a ceramic capacitor (C_{FB}), 1 nF for example, can be put between this pin and GND to smooth the signal.

FB voltage will be used for two functions:

- It determines the maximum CS voltage, equivalent to the transformer peak current.
- It determines the ZC counter value according to load conditions.

Regulation loop with dual FB calculation is explained in [Section 8.13](#). Voltage divider resistors of TL431 single FB loop can be calculated as shown below.




Figure 9 Regulation loop with single output

$$R_{25} = R_{26} \times \left(\frac{V_{Out}}{V_{REF_TL}} - 1 \right) \quad (\text{Eq. 9})$$

Functional description and component design

Where,

V_{Out} : Output voltage

V_{REF_TL} : TL431 reference voltage

4.7 Zero crossing detection

The circuit components connected to the ZCD pin include resistors R_{ZC} and R_{ZCD} and capacitor C_{ZC} . The values of the three components should be chosen so that the three functions combined to this pin can perform as designed.

At first, the ratio between R_{ZC} and R_{ZCD} is chosen to set the trigger level of output OVP. Assuming that the protection level of the output voltage is V_{Out_OVP} , the turns of the auxiliary winding is N_A and the turns of the secondary output winding is N_S , the ratio is calculated as:

$$\frac{R_{ZCD}}{R_{ZC} + R_{ZCD}} < \frac{V_{ZCD_OVP_Min} \times N_S}{V_{Out_OVP} \times N_A} \quad (\text{Eq. 10})$$

Where,

R_{ZCD} : Internal resistor at the ZCD pin

R_{ZC} : External resistor at the ZCD pin

$R_{ZCD_OVP_Min}$: Minimum voltage of output OV threshold

N_S : Number of secondary turns of the transformer

N_A : Number of auxiliary turns of the transformer

V_{Out_OVP} : User-defined output OV threshold

Secondly, as shown in [Figure 3](#), there are two delay times for detection of the ZC and turn-on of the power switch. The delay time t_{delay1} is the delay from the drain-source voltage across the bus voltage to the ZCD voltage and falls below $V_{ZCD_CT_Typ}$ (100 mV). This delay time can be adjusted by changing C_{ZC} .

The second one, t_{delay2} , is the delay time from the ZC voltage and falls below 100 mV until the MOSFET is turned on. This second delay time is determined by the internal circuit and cannot be changed. Therefore, the capacitance (C_{ZC}) is chosen to adjust the delay time (t_{delay1}) and the power switch is turned on at the valley point of the drain-source voltage. This is normally done through experimentation.

In addition, as shown in [Figure 3](#), an overshoot is possible on ZCD voltages when the power switch is turned off. This is because oscillation 1 on the drain voltage, shown in [Figure 3](#), may be coupled to the auxiliary winding. Therefore, the capacitance (C_{ZC}) and the ratio can be adjusted to obtain the trade-off between the output OVP accuracy and the valley switching performance.

However, if the amplitude of the ring at the ZCD pin is too small and the ZC cannot be detected, it is advisable to increase the drain-source capacitor (C_{DS}) of the power switch. But this capacitor would incur switching loss, hence, it is suggested that the value be as small as possible – less than 100 pF.

Furthermore, to avoid mis-triggering of the ZCD detection just after the power switch is turned off, a ring suppression time is provided. The ring suppression time is 2.5 μ s typically, if V_{ZCD} is higher than 0.45 V, and it is 25 μ s typically, if V_{ZCD} is lower than 0.45 V. During the ring suppression time, the IC cannot be turned on again. Therefore, the ring suppression time can also be thought of as a minimum off time.

4.8 Line overvoltage, brownout, and line selection

The input-line OV and brownout protections are detected by sensing the voltage level at the V_{IN} pin through the resistor divider from the bulk capacitor. Once the voltage level at the V_{IN} pin goes above 2.9 V, the IC stops switching and enters the line OVP mode. When the V_{IN} pin voltage goes lower than 2.9 V and the V_{CC} hits 16 V, the line OVP mode is released.

If the V_{IN} pin voltage is lower than 0.4 V, the IC stops switching and enters the brownout mode, and it only releases brownout mode when the V_{IN} pin voltage goes higher than 0.66 V.

Note: There is no power switching but it always detects the V_{IN} level in every restart cycle during line OVP or brown-out mode.

The input-line sensing resistors (see Figure 2) R_{I1} and R_{I2} can be calculated as below.

Choose $R_{I1} = 9 \text{ M}\Omega$.

Case 1: Line OVP is the first priority,

$$R_{I2} = \frac{R_{I1} \times V_{VIN_LOVP}}{(V_{LineOVP_AC} \times \sqrt{2}) - V_{VIN_LOVP}}$$

Where,

R_{I1} : High-side line input sensing resistor (typ. 9 M Ω)

R_{I2} : Low-side line input sensing resistor

V_{VIN_LOVP} : Line OV threshold (typ. 2.9 V)

$V_{LINE_OVP_AC}$: User-defined line OV (V AC) for the system

$$V_{BrownIn_AC} = \frac{\left(V_{VIN_BI} \times \frac{R_{I1} + R_{I2}}{R_{I2}} \right) + V_{DC_Ripple}}{\sqrt{2}} \quad (\text{Eq. 12})$$

Where,

V_{VIN_BI} : Brown-in threshold voltage (typ. 0.66 V)

V_{DC_Ripple} : Bus capacitor DC ripple voltage, which depends on AC-line frequency and load (0~30 V)

$V_{BrownIn_AC}$: Brown-in voltage for the system (V AC)

$$V_{BrownOut_AC} = \frac{\left(V_{VIN_BO} \times \frac{R_{I1} + R_{I2}}{R_{I2}} \right) + V_{DC_Ripple}}{\sqrt{2}} \quad (\text{Eq. 13})$$

Where,

V_{VIN_BO} : Brownout threshold voltage (typ. 0.4 V)

$V_{Brown-out_AC}$: Brownout voltage for the system (V AC)

$$V_{LineSelection_AC} = \frac{\left(V_{VIN_REF} \times \frac{R_{I1} + R_{I2}}{R_{I2}} \right) + V_{DC_Ripple}}{\sqrt{2}} \quad (\text{Eq. 14})$$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

Functional description and component design

Where,

V_{VIN_REF} : V_{IN} voltage threshold for line selection (typ. 1.52 V)

$V_{Brown-out_AC}$: Brownout voltage for the system (V AC)

Case 2: Brownout is the first priority,

$$R_{l2} = \frac{V_{VIN_BI} \times R_{l1}}{(V_{LineBI_AC} \times \sqrt{2}) - V_{VIN_BI}} \quad (\text{Eq. 15})$$

Where,

V_{VIN_BI} : Brown-in threshold voltage (typ. 0.66 V)

V_{LineBI_AC} : User-defined brown-in voltage (V AC) for the system

$$V_{BrownOut_AC} = \frac{\left(V_{VIN_BO} \times \frac{R_{l1} + R_{l2}}{R_{l2}} \right) + V_{DC_Ripple}}{\sqrt{2}} \quad (\text{Eq. 16})$$

$$V_{LineOVP_AC} = \frac{\frac{R_{l1} \times V_{VIN_LOVP}}{R_{l2}} + V_{VIN_LOVP}}{\sqrt{2}} \quad (\text{Eq. 17})$$

Where,

V_{VIN_LOVP} : Line OV threshold (typ. 2.9 V)

$V_{LineOVP_AC}$: Line OV (V AC) for the system

4.9 Protection features

Protection is one of the major factors in determining whether the system is safe and robust. Therefore, sufficient protection is necessary. ICE5QRxx80BG-1 provides comprehensive protection to ensure that the system is operating safely. These protections include line OV, brownout, V_{CC} OV and UV, overload, output OV, overtemperature (controller junction), and V_{CC} short-to-GND. When those faults are found, the system will enter protection mode until the fault is removed, when the system resumes normal operation. See [Table 3](#) for a list of protections and failure conditions.

Table 3 Protection functions of ICE5QRxx80BG-1

Protection function	Failure condition	Protection mode
Line OV	$V_{VIN} > V_{VIN_LOVP}$	Non-switch auto restart
Brownout	$V_{VIN} < V_{VIN_BO}$	Non-switch auto restart
V_{CC} OV	$V_{VCC} > V_{VCC_OVP}$	Odd-skip auto restart
V_{CC} UV	$V_{VCC} < V_{VCC_OFF}$	Auto restart
Overload	$V_{FB} > V_{FB_OLP}$ and lasts for 30 ms	Odd-skip auto restart
Output OV	$V_{ZCD} > V_{ZCD_OVP}$ and lasts for 10 consecutive pulses	Odd-skip auto restart
Overtemperature (junction temperature of controller chip only)	$T_J > T_{Jcon_OTP}$ with 40°C hysteresis to reset	Non-switch auto restart
V_{CC} short-to-GND ($V_{VCC} = 0$ V, $R_{StartUp} = 50$ MΩ, $V_{DRAIN} = 90$ V)	$V_{VCC} < 1.1$ V, $I_{VCC_Charge1} \approx -0.2$ A	Cannot start up

4.10 Others

For a QR flyback converter, it is possible that the operation frequency will go too low, which normally results in audible noise. To prevent this in the IC, a maximum on-time and off-time are provided.

The maximum on-time is typically 35 μ s. If the gate is maintained on for 35 μ s, the IC will turn off the gate regardless of the CS voltage.

When the power switch is turned off and the IC cannot detect enough ZC to turn on, the IC will wait until the maximum off-time, typically 42.5 μ s, is reached, and then turn on the power switch.

Note: Even a non-zero ZCD pin voltage cannot prevent the IC from turning on the power switch. Therefore, during soft-start, continuous conduction mode (CCM) operation of the converter is expected.

For the transformer design, the minimum switching frequency (at minimum line with maximum load) should be greater than or equal to 40 kHz. The maximum switching frequency should not be higher than 200 kHz in any line and load condition, due to LEB time and minimum ringing suppression time.

Figure 10 **Schematic of REF_5QR4780BG-1_15W1**

6 PCB layout recommendations

In a power-supply system, PCB layout is key to a successful design. Following are some suggestions for this:

- Minimize the loop with pulse-share current or voltage; examples are the loop formed by the bus voltage source, primary winding, CoolSET™ power switch (CoolMOS™ inside the IC) and current sensing resistor, the loop consisting of secondary winding, output diode and output capacitor and the loop of the V_{CC} power supply.
- Star GND at bulk capacitor (C13): all primary GNDs should be connected to the GND of bulk capacitor (C13) separately in one point. This can reduce the switching noise going into the sensitive pins of the CoolSET™ device effectively. The primary star GND can be split into three groups as follows:
 - Combine signal (all small-signal GNDs connecting to the CoolSET™ GND pin) and power GND (CS resistor R14 and R14A).
 - V_{CC} GND includes the V_{CC} capacitor GND and the auxiliary winding GND, pin 2 of the power transformer.
 - DC GND from bridge rectifier BR1.
- Filter capacitor close to the controller GND should be placed as close as possible to reduce the switching noise coupled into the controller.
- HV traces clearance: HV traces should maintain enough spacing from the nearby traces. Otherwise, arcing could occur.
 - **400 V traces (positive rail of bulk capacitor C13) to nearby trace:** > 2.0 mm.
 - **800 V traces (drain pin of CoolSET™ IC11 (see Figure 10) to nearby trace:** > 3 mm.
- Recommended minimum 232 mm² copper area (2 oz thickness) at the drain pin to add on the PCB for better thermal performance for the CoolSET™.

7 Output power of CoolSET™ 5th Generation QR Plus controllers

Table 4 Output power of CoolSET™ 5th Generation QR Plus

Type	Package	Marking	V _{DS}	R _{DSon} ¹	220 V AC ±20% ²	85–300 V AC ³
ICE5QR0680BG-1	PG-DSO-12	5QR0680BG-1	800 V	0.71 Ω	77 W	42 W
ICE5QR1680BG-1	PG-DSO-12	5QR1680BG-1	800 V	1.53 Ω	50 W	27 W
ICE5QR2280BG-1	PG-DSO-12	5QR2280BG-1	800 V	2.13 Ω	42 W	23 W
ICE5QR4780BG-1	PG-DSO-12	5QR4780BG-1	800 V	4.13 Ω	28 W	15 W

The calculated output power curves giving the typical output power vs. ambient temperature are shown in Figure 11 to Figure 14. The curves are based on a typical discontinuous mode flyback in an open-frame design at T_a = 50°C, T_J = 125°C (integrated HV MOSFET), using minimum drain pin copper area in a 2 oz copper single-sided PCB and steady-state operation only (no design margins for abnormal operation modes are included). The output power figure is for selection purposes only. The actual power can vary depending on particular designs.




Figure 11 Output power curve of ICE5QR0680BG-1




Figure 12 Output power curve of ICE5QR1680BG-1

¹ Typ. at T_J = 25°C (inclusive of low-side MOSFET)

² Calculated maximum output power rating in an open-frame design at T_a = 50°C, T_J = 125°C (integrated HV MOSFET) and using minimum drain pin copper area in a 2 oz copper single-sided PCB. The output power figure is for selection purposes only. The actual power can vary depending on particular designs. Please contact a technical expert from Infineon for more information.

³ Calculated maximum output power rating in an open-frame design at T_a = 50°C, T_J = 125°C (integrated HV MOSFET) and using minimum drain pin copper area in a 2 oz copper single-sided PCB. The output power figure is for selection purposes only. The actual power can vary depending on particular designs. Please contact a technical expert from Infineon for more information.

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

Output power of CoolSET™ 5th Generation QR Plus controllers




Figure 13 Output power curve of ICE5QR2280BG-1




Figure 14 Output power curve of ICE5QR4780BG-1

8 CoolSET™ 5th Generation QR Plus FLYCAL design example

A 15 W dual-output (12 V and 5 V) QR flyback converter with ICE5QR4780BG-1 design example is as shown below.

Table 5 Parameters

Define input parameters	Symbol	Value	Unit
Minimum AC input voltage	$V_{AC\ Min}$	85	V
Maximum AC input voltage	$V_{AC\ Max}$	320	V
Line frequency	f_{AC}	60	Hz
Bulk capacitor (C13) DC ripple voltage	$V_{DC\ Ripple}$	24.5	V
Output voltage 1	V_{Out1}	12	V
Forward voltage of output diode 1	$V_{FDiode1}$	0.3	V
Output current 1	I_{Out1}	1.17	A
Output voltage 2	V_{Out2}	5	V
Forward voltage of output diode 2	$V_{FDiode2}$	0.3	V
Output current 2	I_{Out2}	0.2	A
Maximum output power	$P_{Out\ Max}$	16	W
Minimum output power	$P_{Out\ Min}$	3.2	W
Efficiency	η	85	%
Reflection voltage	V_R	90	V
V_{CC} voltage	V_{VCC}	14	V
Forward voltage of V_{CC} diode (D12)	$V_{FDiodeVCC}$	0.6	V
CoolSET™ 5 th Generation QR Plus	CoolSET™	ICE5QR4780BG-1	
Switching frequency at $V_{AC\ Min}$ and $P_{Out\ Max}$	f_s	55	kHz
Targeted max. drain-source voltage	$V_{DS\ Max}$	700	V
Drain-to-source capacitance of MOSFET (including $C_{o(er)}$ of MOSFET)	C_{DS}	7	pF
Maximum ambient temperature	T_a	50	°C

8.1 Input diode bridge (BR1)

There is no special requirement imposed on the input rectifier and storage capacitor in the flyback converter. The components will be chosen to meet the power rating and hold-up requirements.

Max. input power:

$$P_{InMax} = \frac{P_{OutMax}}{\eta} \quad (\text{Eq. 1}) \quad P_{InMax} = 0.85 = 18.82 \text{ W}$$

Power factor $\cos\phi = 0.6$

Input RMS current:

$$I_{ACRMS} = \frac{P_{InMax}}{V_{ACMin} \times \cos\phi} \quad (\text{Eq. 2}) \quad I_{ACRMS} = \frac{18.82 \text{ W}}{85 \text{ V} \times 0.6} = 0.369 \text{ A}$$

Max. DC input voltage:

$$V_{DCmaxPk} = V_{ACMax} \times \sqrt{2} \quad (\text{Eq. 3}) \quad V_{DCMaxPk} = 320 \text{ V} \times \sqrt{2} = 452.55 \text{ V}$$

8.2 Input capacitor (C13)

Min. peak input voltage at no-load condition:

$$V_{DCMinPk} = V_{ACMin} \times \sqrt{2} \quad (\text{Eq. 4}) \quad V_{DCMinPk} = 85 \text{ V} \times \sqrt{2} = 120.2 \text{ V}$$

$$V_{DCMin} = V_{DCMinPk} - V_{DCRipple} \quad (\text{Eq. 5}) \quad V_{DCMin} = 120.2 \text{ V} - 24.5 \text{ V} = 95.69 \text{ V}$$

Discharging time at each half-line cycle:

$$T_D = \frac{1}{4 \cdot f_{AC}} \times \left(1 + \frac{\sin^{-1} \frac{V_{DCMin}}{V_{DCMinPk}}}{90} \right) \quad (\text{Eq. 6}) \quad T_D = \frac{1}{4 \cdot 60 \text{ Hz}} \times \left(1 + \frac{\sin^{-1} \frac{95.69 \text{ V}}{120.2 \text{ V}}}{90} \right) = 6.61 \text{ ms}$$

Required energy at discharging time of input capacitor:

$$W_{IN} = P_{INMax} \times T_D \quad (\text{Eq. 7}) \quad W_{IN} = 18.82 \text{ W} \times 6.61 \text{ ms} = 0.12 \text{ W} \cdot \text{s}$$

Input capacitor (cal.):

$$C_{IN} = \frac{2 \times W_{IN}}{V_{DCMinPk}^2 - V_{DCMin}^2} \quad (\text{Eq. 8}) \quad C_{IN} = \frac{2 \times 0.12 \text{ W} \cdot \text{s}}{(120.2 \text{ V})^2 - (95.69 \text{ V})^2} = 47.04 \text{ } \mu\text{F}$$

Alternatively, a rule of thumb for choosing the input capacitor may be applied:

Table 6 Input capacitor estimation

Input voltage	Factor
115 V	2 $\mu\text{F/W}$
230 V	1 $\mu\text{F/W}$
85 V–265 V	2–3 $\mu\text{F/W}$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

$$C_{IN} = P_{INMax} \times factor \quad (\text{Eq. 9}) \quad C_{IN} = 18.82W \times \frac{2.5 \mu F}{W} = 47.05 \mu F$$

Select an input capacitor from the Epcos databook of Aluminum electrolytic capacitors.

The following types are preferred:

For 85°C applications:

Series and lifetime:

- **B43303:** 2000 hrs
- **B43501:** 10000 hrs

For 105°C applications:

Series and lifetime:

- B43504: 2000 hrs
- B43505: 5000 hrs

Choose the rated voltage greater than or equal to the calculated $V_{DCMaxPk}$. Since $V_{DCMaxPk} = 452.55 \text{ V}$, choose 500 V.
Choose the capacitance greater than or equal to the calculated C_{IN} from **Eq. 8**.

Since $C_{IN} = 47 \mu F$, select 47 Mf

Input capacitor (C13): $C_{IN} = 47 \mu F$

Recalculation after input capacitor chosen:

$$V_{DCMin} = \sqrt{V_{DCMinPk}^2 - \frac{2 \times W_{IN}}{C_{IN}}} \quad (\text{Eq. 10}) \quad V_{DCMin} = \sqrt{(120.2)^2 - \frac{2 \times 0.12}{47 \mu}} = 95.69 \text{ V}$$

Note: Special requirements for hold-up time, including cycle skip/drop-out, or other factors, which affect the resulting minimum DC input voltage and capacitor time, should be considered at this point as well.

8.3 Transformer design (TR1)

Max. duty cycle:

$$D_{Max} = \frac{V_R}{V_R + V_{DCMin}} \quad (\text{Eq. 11}) \quad D_{Max} = \frac{90}{90 + 95.69} = 0.48$$




Figure 15 Typical waveforms of DCM operation

$$L_P = \frac{1}{\left[\frac{1}{V_{DCMin}} \times \sqrt{2 \times f_s \times P_{InMax}} \times \left(\frac{V_{DCMin}}{V_R} + 1 \right) + (\pi \times f_s \times \sqrt{C_{DS}}) \right]^2} \quad (\text{Eq. 12})$$

$$I_{AV} = \frac{P_{InMax}}{V_{DCMin} \times D_{Max}} \quad (\text{Eq. 13})$$

$$\Delta I = \frac{V_{DCMin} \times D_{Max}}{L_P \times f_s} \quad (\text{Eq. 14})$$

$$L_P = \frac{1}{\left[\frac{1}{95.69} \times \sqrt{2 \times 55 \times 18.82} \times \left(\frac{95.69}{90} + 1 \right) + (\pi \times 55 \times \sqrt{7p}) \right]^2} = 1 \text{ mH}$$

$$I_{AV} = \frac{18.82}{95.69 \times 0.48} = 0.41 \text{ A}$$

$$\Delta I = \frac{95.69 \times 0.48}{1 \times 10^{-3} \times 55 \times 10^3} = 0.835 \text{ A}$$

Maximum current of primary inductance:

$$I_{PMax} = I_{AV} + \frac{\Delta I}{2} \quad (\text{Eq. 15})$$

$$I_{Valley} = I_{PMax} - \Delta I \quad (\text{Eq. 16})$$

$$I_{PMax} = 0.41 + \frac{0.835}{2} = 0.827 \text{ A}$$

$$I_{Valley} = 0.835 - 0.827 \approx 0 \text{ A}$$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

RMS current of primary winding:

$$I_{PRMS} = I_{Pmax} \times \sqrt{\frac{D_{Max}}{3}} \quad (\text{Eq. 17}) \quad I_{PRMS} = 0.827 \times \sqrt{\frac{0.48}{3}} = 0.33 \text{ A}$$

Select core type and data from supplier's ferrite magnetic design tool or the datasheet. Fix the max. flux density, typically, $B_{Max} \approx 0.2 \text{ T} - 0.4 \text{ T}$ for ferrite cross depending on the core material.

300 mT is selected for Material N87.

Selected core: E 20/10/6

Material = N87

$B_s = 390 \text{ mT}$ at 100°C

$A_e = 32 \text{ mm}^2$

$BW = 11 \text{ mm}$

$A_N = 34 \text{ mm}^2$

$l_N = 41.2 \text{ mm}$

Maximum flux density: $B_{Max} = 300 \text{ mT}$

Number of primary inductance (cal.):

$$N_P \geq \frac{I_{PMax} \times L_p}{B_{Max} \times A_e} \quad (\text{Eq. 18}) \quad N_P \geq \frac{0.827 \times 1 \times 10^{-3}}{0.3 \times 32 \times 10^{-6}} = 86.14 \text{ Turns}$$

Number of primary turns: $N_P = 88 \text{ turns}$

Number of secondary 1 turn (cal.):

$$N_{S1} = \frac{N_P \times (V_{OUT1} + V_{FDiode1})}{V_R} \quad (\text{Eq. 19}) \quad N_{S1_cal} = \frac{88 \times (12 + 0.3)}{90} = 12.03 \text{ Turns}$$

Number of secondary turns: $N_{S1} = 12 \text{ turns}$

Number of secondary 2 turns (cal.):

$$N_{S2} = \frac{N_P \times (V_{OUT2} + V_{FDiode2})}{V_R} \quad (\text{Eq. 19a}) \quad N_{S2_cal} = \frac{88 \times (5 + 0.3)}{90} = 5.18 \text{ Turns}$$

Number of secondary turns: $N_{S2} = 5 \text{ turns}$

Number of V_{CC} turns (cal.):

$$N_{VCC} = \frac{N_P \times (V_{VCC} + V_{FDiodeVCC})}{V_R} \quad (\text{Eq. 20}) \quad N_{Aux_cal} = \frac{88 \times (14 + 0.6)}{90} = 14.27 \text{ Turns}$$

Number of VCC turns: $N_{VCC} = 14 \text{ turns}$

8.4 Sense resistor (R14)

The sense resistance can be used to individually define the max. peak current and thus the max. power transmitted.

Note: When calculating the max. peak current, short-term peaks in output power must also be taken into consideration.

Sense resistor (R14):

$$R_{Sense} = \frac{V_{csth}}{I_{PMax}} \quad (\text{Eq. 21}) \quad R_{Sense} = \frac{1}{0.82} = 1.21 \, \Omega$$

Power rating of sense resistor:

$$P_{SR} = I_{PRMS}^2 \times R_{Sense} \quad (\text{Eq. 22}) \quad P_{SR} = (0.33)^2 \times 1.21 = 0.13 \, W$$

Verification of reflection voltage, duty cycle and maximum flux density:

Reflected voltage:

$$V_R = \frac{(V_{OUT1} + V_{FDiode1}) \times N_P}{N_{S1}} \quad (\text{Eq. 23}) \quad V_R = \frac{(12 + 0.3) \times 88}{12} = 90.20 \, V$$

Max. turn-on duty cycle:

$$D_{Max} = \frac{L_P \times (I_{PMax} - I_{Valley}) \times f_S}{V_{DCMin}} \quad (\text{Eq. 24}) \quad D_{Max} = \frac{1 \times 10^{-3} \times (0.827 A - 0 A) \times 55 \times 10^3}{95.69} = 0.48$$

Max. turn-off duty cycle:

$$D'_{Max} = \frac{L_P \times (I_{PMax} - I_{Valley}) \times f_S}{V_R} \quad (\text{Eq. 25}) \quad D'_{Max} = \frac{1 \times 10^{-3} \times (0.827 A - 0 A) \times 55 \times 10^3}{90.2} = 0.51$$

Max. flux density:

$$B_{Max} = \frac{L_P \times I_{PMax}}{N_P \times A_e} \quad (\text{Eq. 26}) \quad B_{Max} = \frac{1 \times 10^{-3} \times 0.827}{88 \times 32 \times 10^{-6}} = 294 \, mT$$

Maximum secondary 1 current and load factor:

$$K_{L(n)} = \frac{P_{O(n)}}{P_O} \quad (\text{Eq. 27}) \quad K_{L(1)} = \frac{15}{16} = 0.94$$

$$I_{SMax} = K_{L(n)} \times I_{PMax} \times \frac{N_P}{N_S} \quad (\text{Eq. 28}) \quad I_{SMax1} = 0.94 \times 0.827 \times \frac{88}{12} = 5.7 A$$

Secondary RMS 1 current:

$$I_{SRMS} = I_{SMax} \times \sqrt{\frac{D_{Max}}{3}} \quad (\text{Eq. 29}) \quad I_{SRMS1} = 5.7 \times \sqrt{\frac{0.51}{3}} = 2.35 \, A$$

Maximum secondary 2 current and load factor:

$$K_{L(n)} = \frac{P_{O(n)}}{P_O} \quad (\text{Eq. 30}) \quad K_{L(2)} = \frac{1}{16} = 0.06$$

$$I_{SMax} = K_{L(n)} \times I_{PMax} \times \frac{N_P}{N_S} \quad (\text{Eq. 31}) \quad I_{SMax2} = 0.06 \times 0.827 \times \frac{88}{5} = 0.87 A$$

Secondary RMS 2 current:

$$I_{SRMS} = I_{SMAX} \times \sqrt{\frac{D_{Max}}{3}} \quad (\text{Eq. 32}) \quad I_{SRMS2} = 0.87 \times \sqrt{\frac{0.51}{3}} = 0.36 \text{ A}$$

8.5 Winding design

Safety standard margin:

- M = 4 mm for European safety standard
- M = 3.2 mm for UL1950
- M = 0 for triple-insulated wire

Table 7 Safety margin

Safety margin	Symbol	Value
Safety standard margin(mm)	M	0
Copper space factor	f _{cu}	0.3 (range 0.2–0.4)

Effective bobbin width:

$$BW_E = BW - (2 \times M) \quad (\text{Eq. 33}) \quad BW_e = 11 - 0 = 11 \text{ mm}$$

Effective winding cross-section:

$$A_{Ne} = \frac{A_N \times BW_e}{BW} \quad (\text{Eq. 34}) \quad A_{Ne} = \frac{34 \times 11}{11} = 34 \text{ mm}^2$$

The winding cross-section A_N has to be subdivided according to the number of windings:

- **Primary winding:** 0.5
- **Secondary winding:** 0.45
- **Auxiliary winding:** 0.05

Wire copper area for primary winding:

$$A_P = \frac{0.5 \times f_{Cu} \times A_{Ne}}{N_P} \quad (\text{Eq. 35}) \quad A_P = \frac{0.5 \times 0.3 \times 34}{88} = 0.06 \text{ mm}^2$$

Wire copper area for secondary winding:

$$A_S = \frac{0.45 \times f_{Cu} \times A_{Ne}}{N_S} \quad (\text{Eq. 36}) \quad A_S = \frac{0.45 \times 0.3 \times 34 \text{ mm}^2}{12} = 0.38 \text{ mm}^2$$

Wire copper area for auxiliary winding:

$$A_{VCC} = \frac{0.05 \times f_{Cu} \times A_{Ne}}{N_{Aux}} \quad (\text{Eq. 37}) \quad A_{VCC} = \frac{0.05 \times 0.3 \times 34 \text{ mm}^2}{14} = 0.03 \text{ mm}^2$$

Wire size can be calculated in AWG units:

$$AWG = 9.97 \times (1.8277 - (2 \times \log(d))) \quad (\text{Eq. 38})$$

Wire diameter from copper area:

$$d = 2 \times \sqrt{\frac{A}{\pi}} \quad (\text{Eq. 39})$$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

Wire diameter from AWG units:

$$d = 10^{\left(\frac{1.8277}{2} - \frac{AWG}{2.997}\right)} \quad (\text{Eq. 40})$$

$$AWG_{Pc} = 9.97 \times \left(1.8277 - \left(2 \times \log \left(2 \times \sqrt{\frac{A_P}{\pi}}\right)\right)\right) \quad AWG_{Pc} = 9.97 \times \left(1.8277 - \left(2 \times \log \left(2 \times \sqrt{\frac{0.06mm^2}{\pi}}\right)\right)\right)$$

$$AWG_{Pc} = 30$$

$$AWG_{Sc} = 9.97 \times \left(1.8277 - \left(2 \times \log \left(2 \times \sqrt{\frac{A_S}{\pi}}\right)\right)\right) \quad AWG_{Sc} = 9.97 \times \left(1.8277 - \left(2 \times \log \left(2 \times \sqrt{\frac{0.38mm^2}{\pi}}\right)\right)\right)$$

$$AWG_{Sc} = 21$$

$$AWG_{Vcc} = 9.97 \times \left(1.8277 - \left(2 \times \log \left(2 \times \sqrt{\frac{A_{Aux}}{\pi}}\right)\right)\right) \quad AWG_{Vcc} = 9.97 \times \left(1.8277 - \left(2 \times \log \left(2 \times \sqrt{\frac{0.03mm^2}{\pi}}\right)\right)\right)$$

$$AWG_{Vcc} = 32$$

It is good practice to use smaller wires in parallel instead of using one big wire. However, the following conditions should be satisfied for choosing the wire size and number of parallel wires:

- $\text{EffCuArea}_x \text{ (Eq. 41)} \leq A_x \text{ (Eq. 35/36)}$
- $S_x \text{ (Eq. 42)} \leq 8 \text{ A/mm}^2$
- $NP_x \leq 10$
- $0.18 \text{ mm} \leq \text{wire diameter} \leq 0.6 \text{ mm}$

Note: $X = P/\text{primary or } S/\text{secondary winding}$

Table 8 Effective winding

Winding	Symbol	Value	Unit
Wire size in AWG unit for primary	AWG_P	30	–
Num. of parallel wires for primary	NP_P	1	–
Insulation thickness of primary wire	INS_P	0.02	mm
Wire size in AWG units for secondary	AWG_S	21	–
Num. of parallel wires for secondary	NP_S	1	–
Insulation thickness of secondary wire	INS_S	0.1	mm

Typically, the auxiliary winding consists of only one wire and its size is insignificant due to low current.

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

Recalculate wire diameter using Eq. 40:

$$d_P = 10^{\left(\frac{1.8277}{2} - \frac{AWGP}{2.9.97}\right)}$$

$$d_S = 10^{\left(\frac{1.8277}{2} - \frac{AWGS}{2.9.97}\right)}$$

$$d_P = 10^{\left(\frac{1.8277}{2} - \frac{30}{2.9.97}\right)} = 0.25 \text{ mm}$$

$$d_S = 10^{\left(\frac{1.8277}{2} - \frac{21}{2.9.97}\right)} = 0.72 \text{ mm}$$

Eff. copper area:

$$EffCuArea = \left(\frac{d}{2}\right)^2 \times \pi \quad (\text{Eq. 41})$$

$$EffCuArea_P = \left(\frac{d_P}{2}\right)^2 \times \pi$$

$$EffCuArea_S = \left(\frac{d_S}{2}\right)^2 \times \pi$$

$$EffCuArea_P = \left(\frac{0.25}{2}\right)^2 \times \pi = 0.05 \text{ mm}^2$$

$$EffCuArea_S = \left(\frac{0.72\text{mm}}{2}\right)^2 \times \pi = 0.41\text{mm}^2$$

Current density:

$$S = \frac{I_{RMS}}{EffCuArea} \quad (\text{Eq. 42})$$

$$S_P = \frac{I_{PRMS}}{EffCuArea_P}$$

$$S_S = \frac{I_{SRMS}}{EffCuArea_S}$$

$$S_P = \frac{0.33}{0.05} = 6.35 \frac{A}{\text{mm}^2}$$

$$S_S = \frac{2.49}{0.41} = 6.01 \frac{A}{\text{mm}^2}$$

Wire outer diameter including insulation:

$$Od = d + (2 \times INS) \quad (\text{Eq. 43})$$

$$Od_P = d_P + (2 \times INS_P)$$

$$Od_S = d_S + (2 \times INS_S)$$

$$Od_P = 0.25 + (2 \times 0.02) = 0.29 \text{ mm}$$

$$Od_S = 0.72 + (2 \times 0.1) = 0.92\text{mm}$$

Max. number of turns per layer:

$$NL = \left\lfloor \frac{BWe}{Od \times NP} \right\rfloor \quad (\text{Eq. 44})$$

$$NL_P = \left\lfloor \frac{BWe}{Od_P \times NP_P} \right\rfloor$$

$$NL_S = \left\lfloor \frac{BWe}{Od_S \times NP_S} \right\rfloor$$

$$NL_P = \left\lfloor \frac{11}{0.29 \times 1} \right\rfloor = 37 \text{ Turns/Layer}$$

$$NL_S = \left\lfloor \frac{11}{0.92 \times 1} \right\rfloor = 12 \text{ Turns/Layer}$$

Min. number of layers:

$$Ln = \left\lceil \frac{N}{NL} \right\rceil \quad (\text{Eq. 45})$$

$$Ln_P = \left\lceil \frac{NP}{NL_P} \right\rceil$$

$$Ln_S = \left\lceil \frac{NS}{NL_S} \right\rceil$$

$$Ln_P = \left\lceil \frac{88}{37} \right\rceil = 3 \text{ Layers}$$

$$Ln_S = \left\lceil \frac{12}{12} \right\rceil = 1 \text{ Layer}$$

8.6 Reverse voltage of diode (D21, D22, D12)

The output rectifier diodes in flyback converters are subjected to large peak and RMS current stress. The values depend on the load and operating mode. The voltage requirements depend on the output voltage and transformer winding ratio.

Max. reverse voltage for output diode 1:

$$V_{RDiode} = V_{OUT} + \left(V_{DCMaxPk} \times \frac{N_S}{N_P} \right) \quad (\text{Eq. 46}) \quad V_{RDiode1} = 12 + \left(452.54 \times \frac{12}{88} \right) = 73.71 \text{ V}$$

Max. reverse voltage for output diode 2:

$$V_{RDiode} = V_{OUT} + \left(V_{DCMaxPk} \times \frac{N_S}{N_P} \right) \quad (\text{Eq. 47}) \quad V_{RDiode2} = 12 + \left(452.54 \times \frac{5}{88} \right) = 30.71 \text{ V}$$

Max. reverse voltage for the V_{CC} diode:

$$V_{RDiode} = V_{VCC} + \left(V_{DCMaxPk} \times \frac{N_{VCC}}{N_P} \right) \quad (\text{Eq. 48}) \quad V_{RDiode} = 14 + \left(452.54 \times \frac{14}{88} \right) = 86.00 \text{ V}$$

8.7 Clamping network (R11, C15, D11)

Clamping voltage:

$$V_{Clamp} = V_{DSMax} - V_{DCMaxPk} - V_R \quad (\text{Eq. 49}) \quad V_{Clamp} = 700 - 452.54 - 90.2 = 157.26 \text{ V}$$

To calculate the clamping network, it is necessary to know the leakage inductance. The most common approach is to have the leakage inductance value given as a percentage of the primary inductance.

If it is known that the transformer construction is very consistent, measuring the primary leakage inductance by shorting the secondary windings will give an exact number (assuming the availability of a good LCR analyzer).

Leakage inductance in % of LP: $L_{LK\%} = 3\%$

Leakage inductance:

$$L_{LK} = L_{LK\%} \times L_P \quad (\text{Eq. 50}) \quad L_{LK} = 3\% \times 1 \times 10^{-3} = 30 \mu\text{H}$$

Clamping resistor:

$$R_{Clamp} = \frac{(V_{Clamp} + V_R) \times V_{Clamp}}{0.5 \times L_{LK} \times I_{PMax}^2 \times \dots} \quad (\text{Eq. 51})$$

$$R_{Clamp} = \frac{(157.25 + 90) \times 157.25}{0.5 \times 30 \times 10^{-6} \times (0.82\text{A})^2 \times 55 \times 10^3} = 70.08 \text{ k}\Omega$$

Clamping resistor: $R_{Clamp} = 68 \text{ k}\Omega$

Clamping capacitor:

Assume 30% Ripple for Snubber voltage

$$C_{Clamp} = \frac{V_{Clamp} + V_R}{(\text{Ripple} \times R_{Clamp}) \times f_s} \quad (\text{Eq. 52}) \quad C_{Clamp} = \frac{157\text{V} + 90\text{V}}{(45\text{V} \times 68\text{k}\Omega) \times 55\text{kHz}} = 1.46 \text{ nF}$$

Clamping capacitor: $C_{Clamp} = 1 \text{ nF}$

8.8 Output capacitors

Output capacitors are highly stressed in flyback converters. Normally, capacitors are selected based on three major parameters: capacitance, low ESR, and ripple current rating.

To calculate output capacitors, the max. voltage overshoot in case of switching off at max. load condition must be set.

8.8.1 Output capacitor 1 (C22)

Max. voltage overshoot: $\Delta V_{OUT1} = 0.5 \text{ V}$

After switching off the load, the control loop needs about 10–20 internal clock periods to reduce the duty cycle.

Number of clock periods: $n_{CP} = 20$

Ripple current:

$$I_{Ripple1} = \sqrt{(I_{SRMS1})^2 - (I_{Out1})^2} \quad (\text{Eq. 53}) \quad I_{Ripple1} = \sqrt{(2.35)^2 - (1.17)^2} = 2.04 \text{ A}$$

Output capacitance (cal.):

$$C_{Out1} = \frac{I_{OUT1} \times n_{CP}}{\Delta V_{OUT1} \times f} \quad (\text{Eq. 54}) \quad C_{Out1} = \frac{1.17 \times 20}{0.5 \times 55 \times 10^3} = 851 \mu\text{F}$$

The output capacitor can be selected as the following conditions can be summarized:

- Rated voltage of cap. $\geq (1.45 V_{Out})$
- $(I_{acR} \text{ nc})$ close to I_{Ripple}
- $(C_{OUT} \text{ nc})$ close to C_{OUT_cal}
- $nc \leq 5$ We chose Rubycon ZLH (low impedance)
- 1000 μF 16 V ($R_{ESR1} = 0.028 \Omega$, $I_{acR} = 1.76 \text{ A}$ at 100 kHz 105°C)

Output capacitor: $C_{Out1} = 1000 \mu\text{F}$

Number of parallel capacitors: $nc = 1$

8.8.2 Output capacitor 2 (C28)

Max. voltage overshoot: $\Delta V_{OUT2} = 0.25 \text{ V}$

After switching off the load, the control loop needs about 10–20 internal clock periods to reduce the duty cycle.

Number of clock periods: $n_{CP} = 20$

Ripple current:

$$I_{Ripple2} = \sqrt{(I_{SRMS2})^2 - (I_{Out2})^2} \quad (\text{Eq. 55}) \quad I_{Ripple2} = \sqrt{(0.36)^2 - (0.2)^2} = 0.30 \text{ A}$$

Output capacitance (cal.):

$$C_{Out2} = \frac{I_{OUT2} \times n_{CP}}{\Delta V_{OUT2} \times f} \quad (\text{Eq. 56}) \quad C_{Out2} = \frac{0.2 \times 20}{0.25 \times 55 \times 10^3} = 291 \mu\text{F}$$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

The output capacitor can be selected, as the following conditions can be summarized as the following:

- Rated voltage of cap. $\geq (1.45 V_{Out})$
- $(I_{acR} \text{ nc})$ close to I_{Ripple}
- $(C_{OUT} \text{ nc})$ close to C_{OUT_cal}
- $nc \leq 5$ We choose Rubycon ZLH (low impedance)
- $330 \mu F$ 10 V ($R_{ESR2} = 0.094 \Omega$, $I_{acR} = 0.54 \text{ A}$ at 100 kHz 105°C)

Output capacitor: $C_{Out2} = 330 \mu F$

Number of parallel capacitors: $nc = 1$

8.9 Output filter

The output filter consists of one capacitor and one inductor in a L-C filter topology.

Zero frequency of output capacitors and associated ESR

8.9.1 Output filter 1 (L21, C24)

$$f_{ZCout1} = \frac{1}{2 \times \pi \times R_{ES1} \times C_{Out1}} \quad (\text{Eq. 57}) \quad f_{ZCout1} = \frac{1}{2 \times \pi \times 0.028 \times 1000 \times 10^{-6}} = 5.68 \text{ k Hz}$$

This equation is based on the assumption that all output capacitors have the same capacitance and ESR.

Ripple voltage at first stage:

$$V_{Ripple1} = \frac{I_{SMax1} \times R_{ESR1}}{nc} \quad (\text{Eq. 58}) \quad V_{Ripple1} = \frac{5.66 \times 0.028}{1} = 0.16 \text{ V}$$

The inductance is required to compensate the zero-frequency caused by output capacitors:

L-C filter inductance: $L_{OUT1} = 2.2 \mu H$

L-C capacitor (cal.):

$$C_{LC1} = \frac{(C_{Out1} \times R_{ESR1})^2}{L_{Out1}} \quad (\text{Eq. 59}) \quad C_{LC1} = \frac{(1000 \times 10^{-6} \times 0.028)^2}{2.2 \times 10^{-6}} = 356 \mu F$$

L-C capacitor: $C_{LC1} = 470 \mu F$

Frequency of L-C filter:

$$f_{LC1} = \frac{1}{2 \times \pi \times \sqrt{C_{LC1} \times L_{OUT1}}} \quad (\text{Eq. 60}) \quad f_{LC1} = \frac{1}{2 \times \pi \times \sqrt{470 \times 10^{-6} \times 2.2 \times 10^{-6}}} = 4.95 \text{ kHz}$$

Ripple voltage at second stage:

$$V_{Ripple2} = V_{Ripple1} \times \frac{\frac{1}{2 \times \pi \times f \times C_{LC1}}}{\frac{1}{2 \times \pi \times f \times C_{LC1}} + (2 \times \pi \times f \times L_{OUT1})} \quad (\text{Eq. 61}) \quad V_{Ripple2} = 0.16 \times \frac{\frac{1}{2 \times \pi \times 55 \times 10^3 \times 470 \times 10^{-6}}}{\frac{1}{2 \times \pi \times 55 \times 10^3 \times 470 \times 10^{-6}} + (2 \times \pi \times 55 \times 10^3 \times 2.2 \times 10^{-6})} = 1.27 \text{ mV}$$

8.9.2 Output filter 2 (L22, C210)

$$f_{ZCout2} = \frac{1}{2 \times \pi \times R_{ESR2} \times C_{Out2}} \quad (\text{Eq. 62}) \quad f_{ZCout2} = \frac{1}{2 \times \pi \times 0.094 \times 330 \times 10^{-6}} = 5.13 \text{ kHz}$$

This equation is based on the assumption that all output capacitors have the same capacitance and ESR.

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

Ripple voltage at first stage:

$$V_{Ripple1} = \frac{I_{SMax2} \times R_{ESR2}}{nc} \quad (\text{Eq. 63}) \quad V_{Ripple1} = \frac{0.87 \times 0.094}{1} = 0.08 \text{ V}$$

The inductance is required to compensate the zero-frequency caused by output capacitors:

L-C filter inductance: $L_{OUT2} = 4.7 \mu\text{H}$

L-C capacitor (cal.):

$$C_{LC2} = \frac{(C_{Out2} \times R_{ESR2})^2}{L_{OUT2}} \quad (\text{Eq. 64}) \quad C_{LC1} = \frac{(330 \times 10^{-6} \times 0.094)^2}{4.7 \times 10^{-6}} = 205 \mu\text{F}$$

L-C capacitor: $C_{LC2} = 330 \mu\text{F}$

Frequency of L-C filter:

$$f_{LC2} = \frac{1}{2 \times \pi \times \sqrt{C_{LC2} \times L_{OUT2}}} \quad (\text{Eq. 65}) \quad f_{LC1} = \frac{1}{2 \times \pi \times \sqrt{330 \times 10^{-6} \times 4.7 \times 10^{-6}}} = 4.04 \text{ kHz}$$

Ripple voltage at second stage:

$$V_{Ripple2} = V_{Ripple1} \cdot \frac{\frac{1}{2 \times \pi \times f \times C_{LC2}}}{\frac{1}{2 \times \pi \times f \times C_{LC2}} + (2 \times \pi \times f \times L_{OUT2})} \quad (\text{Eq. 66}) \quad V_{Ripple2} = 0.09 \times \frac{\frac{1}{2 \times \pi \times 55 \times 10^3 \times 330 \times 10^{-6}}}{\frac{1}{2 \times \pi \times 55 \times 10^3 \times 330 \times 10^{-6}} + (2 \times \pi \times 55 \times 10^3 \times 4.7 \times 10^{-6})} = 0.46 \text{ mV}$$

8.10 V_{CC} capacitors (C16, C17)

The V_{CC} capacitor needs to ensure the power supply of the IC until the power can be provided by the V_{CC} winding. In addition, it is recommended to use a 100 nF ceramic capacitor very close between pins 11 and 12 in parallel to the V_{CC} capacitor. Alternatively, an HF-type electrolytic with low ESR and ESL may be used.

V_{CC} capacitor:

Estimated $I_{VCC_Normal} = 2.2 \text{ mA}$

tSS from datasheet: $t_{SS} = 12 \text{ ms}$

$$C_{VCC} > \frac{I_{VCC_Normal} \times t_{SS}}{V_{VCC_ON} - V_{VCC_OFF}} \quad (\text{Eq. 67}) \quad C_{VCC} > \frac{2.2 \times 10^{-3} \times 12 \times 10^{-3}}{16 - 10} = 4.4 \mu\text{F}$$

V_{CC} capacitor: $C_{VCC} = 22 \mu\text{F}$

Start-up time:

V_{VCC_SCP} from datasheet: $V_{VCC_SCP} = 1.1 \text{ V}$

$$t_{Start-up} = \frac{V_{VCC_SCP} \times C_{VCC}}{I_{VCC_Charge1}} + \frac{(V_{VCC_ON} - V_{VCC_SCP}) \times C_{VCC}}{I_{VCC_Charge3}} \quad (\text{Eq. 68}) \quad t_{Start-up} = \frac{1.1 \times 22 \times 10^{-6}}{0.2 \times 10^{-3}} + \frac{(16 - 1.1) \times 22 \times 10^{-6}}{3 \times 10^{-3}} = 238 \text{ ms}$$

8.11 Losses

Diode bridge forward voltage: $V_F = 1 \text{ V}$

Input diode bridge loss:

$$P_{DIN} = 2 \times I_{ACRMS} \times V_F \quad (\text{Eq. 69}) \quad P_{DIN} = 2 \times 0.36 \times 1 = 0.74 \text{ W}$$

Copper resistivity at 100°C: $\rho_{100} = 0.0172 \Omega \cdot \text{mm}^2/\text{m}$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology



CoolSET™ 5th Generation QR Plus FLYCAL design example

Copper resistance:

$$R_{Cu} = \frac{l_N \times N \times \rho_{100}}{EffCuArea} \quad (\text{Eq. 70})$$

$$R_{PCu} = \frac{l_N \times N_P \times \rho_{100}}{EffCuArea_P} \quad R_{PCu} = \frac{41.2mm \times 88 \times 0.0172 \frac{\Omega \cdot mm^2}{m}}{0.05mm^2} = 1205.44 m\Omega$$

$$R_{SCu1} = \frac{l_N \times N_{S1} \times \rho_{100}}{EffCuArea_S} \quad R_{SCu1} = \frac{41.2mm \times 12 \times 0.0172 \frac{\Omega \cdot mm^2}{m}}{0.41mm^2} = 20.74 m\Omega$$

$$R_{SCu2} = \frac{l_N \times N_{S2} \times \rho_{100}}{EffCuArea_S} \quad R_{SCu2} = \frac{41.2mm \times 5 \times 0.0172 \frac{\Omega \cdot mm^2}{m}}{0.41mm^2} = 8.64 m\Omega$$

Copper resistance loss on the primary side:

$$P_{PCu} = I_{PRMS}^2 \times R_{PCu} \quad (\text{Eq. 71}) \quad P_{PCu} = (0.33)^2 \times 1205.44 = 132.03 mW$$

Copper resistance loss on the secondary side:

$$P_{SCu1} = I_{SRMS1}^2 \times R_{SCu1} \quad (\text{Eq. 72}) \quad P_{SCu1} = (2.35)^2 \times 20.57 = 113.59 mW$$

$$P_{SCu2} = I_{SRMS2}^2 \times R_{SCu2} \quad (\text{Eq. 73}) \quad P_{SCu2} = (0.36)^2 \times 8.57 = 1.11 mW$$

Total copper resistance loss:

$$P_{Cu} = P_{PCu} + P_{SCu1} + P_{SCu2} \quad (\text{Eq. 74}) \quad P_{Cu} = 130.26 + 113.59 + 1.17 = 245.02 mW$$

Output rectifier diode loss:

$$P_{DOut1} = I_{Out1} \times V_{FOut1} \quad (\text{Eq. 75}) \quad P_{DOut1} = 1.17 \times 0.3 = 0.35 W$$

$$P_{DOut2} = I_{Out2} \times V_{FOut2} \quad (\text{Eq. 76}) \quad P_{DOut2} = 0.2 \times 0.3 = 0.06 W$$

Clamping network loss:

$$P_{Clamper} = \frac{1}{2} \times L_{LK} \times I_{PMax}^2 \times f_S \times \frac{V_{Clamp} + V_R}{V_{Clamp}} \quad (\text{Eq. 77}) \quad P_{Clamper} = \frac{1}{2} \times 30 \times 10^{-6} \times (0.827)^2 \times 55 \times 10^3 \times \frac{157.25 + 90.2}{157.25} = 0.89 W$$

Junction Temperature: $T_j = 125^\circ C$

On-resistance at junction temperature:

$$R_{DSon@Tj} = R_{DSon@25^\circ C} \times \left(1 + \frac{\alpha}{100}\right)^{(T_j - 25^\circ C)} \quad (\text{Eq. 78}) \quad R_{DSon@Tj} = 4.03 \times \left(1 + \frac{0.8}{100}\right)^{(125 - 25)} = 8.59 \Omega$$

MOSFET losses in V_{ACmin} scenario:

Switching loss in V_{ACmin} scenario:

$$P_{SON1} = \frac{1}{2} \times (C_{o(er)} + C_{DS}) \times (V_{DCMin} - V_R)^2 \times f_S \quad (\text{Eq. 79}) \quad P_{SON1} = \frac{1}{2} \times (3 + 4) \times 10^{-12} \times (95.69 - 90.2)^2 \times 55 \times 10^3 = 5.792 \mu W$$

Conduction loss in V_{ACmin} scenario:

$$P_{D1} = I_{PRMS}^2 \times R_{DSon@Tj} \quad (\text{Eq. 80}) \quad P_{D1} = (0.33)^2 \times 8.59 = 935 mW$$

Total MOSFET loss in V_{ACmin} scenario:

$$P_{MOSFET1} = P_{SON1} + P_{D1} \quad (\text{Eq. 81}) \quad P_{MOSFET1} = 5.792 \mu W + 928.3 mW = 928.3 mW$$

MOSFET losses in V_{ACmax} scenario:

Switching loss in V_{ACmax} scenario:

$$P_{SON2} = \frac{1}{2} \times (C_{o(er)} + C_{DS}) \times (V_{DCmaxPk} - V_R)^2 \times f_S \quad (\text{Eq. 82}) \quad P_{SON1} = \frac{1}{2} \times (3 + 4) \times 10^{-12} \times (424.26 - 90.2)^2 \times 72 \times 10^3 = 32.9 mW$$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

Conduction loss in V_{ACmax} scenario:

$$P_{D2} = \frac{1}{3} \times R_{DSon@Tj} \times I_{PM}^2 \times \left(\frac{L_P \times I_{PM} \times f_S}{V_{DCMaxPk}} \right) \quad (\text{Eq. 83}) \quad P_{D2} = \frac{1}{3} \times 8.59 \times (0.82)^2 \times \left(\frac{1 \times 10^{-3} \times 0.82 \times 72 \times 10^3}{424.26} \right) = 255.15 \text{ mW}$$

Total MOSFET loss in V_{ACmax} scenario:

$$P_{MOSFET2} = P_{SON2} + P_{D2} \quad (\text{Eq. 84}) \quad P_{MOSFET2} = 32.86 \text{ mW} + 255.15 \text{ mW} = 288 \text{ mW}$$

MOSFET losses:

$$P_{MOSFET} = \max(P_{MOSFET1}, P_{MOSFET2}) \quad (\text{Eq. 85}) \quad P_{MOSFET} = \max(928.3 \text{ mW}, 288 \text{ mW}) = 928.3 \text{ mW}$$

8.12 Heat dissipation

A CoolSET™ in a DSO/DIP package cannot use a heatsink, but the copper area is possible. However, in general CoolMOS™ can use a heatsink.

Thermal resistance:

$$R_{th} = R_{thJA} \quad (\text{Eq. 86}) \quad R_{th} = 105 \text{ K/W}$$

Delta temperature from MOSFET losses:

$$\Delta T = P_{MOSFET} \times R_{th} \quad (\text{Eq. 87}) \quad \Delta T = 928.3 \text{ mW} \times \frac{105 \text{ K}}{\text{W}} = 97.47 \text{ K}$$

Max. junction temperature:

$$T_{jmax} = T_a + \Delta T \quad (\text{Eq. 88}) \quad T_{jmax} = 50^\circ\text{C} + 97.47^\circ\text{C} = 147.44^\circ\text{C}$$

Max. junction temperature must not exceed the limitation stated in the datasheet, typically 150°C.

Controller loss:

$$P_{Controller} = V_{VCC} \times I_{VCC_Normal} \quad (\text{Eq. 89}) \quad P_{Controller} = 13.75 \times 2.2 \times 10^{-3} = 30 \text{ mW}$$

Total loss:

$$P_{Losses} = P_{DIN} + P_{Cu} + P_{DOut1} + P_{DOut2} + P_{Clamp} + P_{MOSFET} + P_{Controller} \quad (\text{Eq. 90})$$

$$P_{Losses} = 0.74 + 0.24 + 0.70 + 0.11 + 0.51 + 0.9283 + 0.03 = 3.20 \text{ W}$$

Efficiency consideration after losses:

$$\eta_L = \frac{P_{OutMax}}{P_{OutMax} + P_{Losses}} \quad (\text{Eq. 91}) \quad \eta_L = \frac{16}{16 + 3.20} = 83.34\%$$

Note: The efficiency calculated above is based on the **worst-case scenario** where the highest loss is present.

8.13 Regulation loop

Reference: TL431

Optocoupler: SFH617-3




Figure 16 Regulation loop

Table 9 Regulation loop component specification

Component	Symbol	Value	Unit
TL431 reference voltage	V_{REF_TL}	2.5	V
Min. current for TL431 diode	I_{KAmin}	1	mA
Max. current of SFH617-3 diode	I_{Fmax}	10	mA
Forward voltage of optocoupler diode	V_{FOpto}	1.25	V
Optocoupler gain	G_C (150%)	1.5	–
CoolSET™ trimmed reference voltage	V_{REF}	3.3	V
PWM-OP gain	G_{PWM}	2.05	
CoolSET™	V_{FBmax}	2.75	V
Weighted factor of V_{Out1}	W_1	0.6	–
Weighted factor of V_{Out2}	W_2	0.4	–
Current for FB resistor R26	I_{R26}	1	mA
RFB (FB pull-up resistor)	R_{FB}	15	kΩ

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

Primary side:

Max. FB current:

$$I_{FB\ max} = \frac{V_{REF}}{R_{FB}} \quad (\text{Eq. 92}) \quad I_{FB\ max} = \frac{3.3}{15 \times 10^3} = 0.22\ mA$$

Min. FB current:

$$I_{FB\ min} = \frac{V_{REF} - V_{FB\ max}}{R_{FB}} \quad (\text{Eq. 93}) \quad I_{FB\ min} = \frac{3.3 - 2.75}{15 \times 10^3} = 0.036\ mA$$

Secondary side:

R26 value of voltage divider:

$$R_{26} = \left(\frac{V_{REF_TL}}{I_{26}} \right) \quad (\text{Eq. 94}) \quad R_{26} = \left(\frac{2.5}{1 \times 10^{-3}} \right) = 2.5\ k\Omega$$

R26 value of voltage divider: R26 = 2.5 kΩ

R25 value of voltage divider:

$$R_{25} = \left(\frac{V_{Out1} - V_{REF_TL}}{W_1 \times I_{26}} \right) \quad (\text{Eq. 95}) \quad R_{25} = \left(\frac{12 - 2.5}{0.6 \times 1 \times 10^{-3}} \right) = 15.83\ k\Omega$$

R25 value of voltage divider: R25 = 16 kΩ

R25A value of voltage divider:

$$R_{25A} = \left(\frac{V_{Out2} - V_{REF_TL}}{W_2 \times I_{26}} \right) \quad (\text{Eq. 96}) \quad R_{25A} = \left(\frac{5 - 2.5}{0.4 \times 1 \times 10^{-3}} \right) = 6.25\ k\Omega$$

R25A value of voltage divider: R25A = 6.2 kΩ

R22 Value to supply opto. diode:

$$R_{22} \geq \frac{V_{Out1} - (V_{FOpto} + V_{REF_TL})}{I_{F\ max}} \quad (\text{Eq. 97}) \quad R_{22} \geq \frac{12 - (1.25 + 2.5)}{10 \times 10^{-3}} = 825\ \Omega$$

R22 Value to supply opto. diode: R22 = 820 Ω

R23 Value to supply TL431 diode:

$$R_{23} \leq \frac{V_{FOpto} + \left(R_{22} \times \frac{I_{FB\ min}}{G_c} \right)}{I_{KA\ min}} \quad (\text{Eq. 98}) \quad R_{23} \leq \frac{1.25 + \left(820 \times \frac{0.036 \times 10^{-3}}{2} \right)}{1 \times 10^{-3}} = 1.27\ k\Omega$$

R23 Value to supply TL431 diode: R23 = 1.2 KΩ

Output voltage from regulation loop:

$$V_{OUT1_RL} = (R_{25} \times W_1 \times I_{26}) + V_{REF_TL} \quad (\text{Eq. 99}) \quad V_{OUT1_RL} = (16 \times 10^3 \times 0.6 \times 1 \times 10^{-3}) + 2.5 = 12.1\ V$$

$$V_{OUT2_RL} = (R_{25A} \times W_2 \times I_{26}) + V_{REF_TL} \quad (\text{Eq. 100}) \quad V_{OUT2_RL} = (6.2 \times 10^3 \times 0.4 \times 1 \times 10^{-3}) + 2.5 = 4.98\ V$$

Regulation loop elements:




Figure 17 Regulation loop block diagram

FB transfer characteristic:

$$K_{FB} = \frac{G_C \times R_{FB}}{R_{22}} \quad (\text{Eq. 101}) \quad K_{FB} = \frac{1.5 \times 15 \times 10^3}{820} = 27.44$$

Gain of FB transfer characteristic:

$$G_{FB} = 20 \times \log(K_{FB}) \quad (\text{Eq. 102}) \quad G_{FB} = 20 \times \log 27.44 = 28.77 \text{ dB}$$

Voltage divider transfer characteristic:

$$K_{VD} = \frac{V_{REF_TL}}{V_{OUT_RL}} = \frac{R_{26}}{R_{25} + R_{26}} \quad (\text{Eq. 103}) \quad K_{VD} = \frac{2.5 \times 10^3}{16 \times 10^3 + 2.5 \times 10^3} = 0.14$$

Gain of voltage divider transfer characteristic:

$$G_{VD} = 20 \times \log(K_{VD}) \quad (\text{Eq. 104}) \quad G_{VD} = 20 \times \log(0.14) = -17.38 \text{ dB}$$

Zeros and poles of transfer characteristics:

Resistance at max. load pole:

$$R_{LH} = \frac{V_{OUT_RL}^2}{P_{OutMax}} \quad (\text{Eq. 105}) \quad R_{LH} = \frac{12^2}{16} = 9 \Omega$$

Resistance at min. load pole:

$$R_{LL} = \frac{V_{OUT_RL}^2}{P_{OutMin}} \quad (\text{Eq. 106}) \quad R_{LL} = \frac{12^2}{3.2} = 45 \Omega$$

Poles of power stage at max. load pole:

$$f_{OH} = \frac{1}{\pi \times R_{LH} \times (nC \times C_{OUT})} \quad (\text{Eq. 107}) \quad f_{OH} = \frac{1}{\pi \times 9 \times (1 \times 1000 \times 10^6)} = 35.37 \text{ Hz}$$

Poles of power stage at min. load pole:

$$f_{OL} = \frac{1}{\pi \times R_{LL} \times (nC \times C_{OUT})} \quad (\text{Eq. 108}) \quad f_{OL} = \frac{1}{\pi \times 45 \times (1 \times 1000 \times 10^6)} = 7.07 \text{ Hz}$$

In order to have sufficient phase margin at low-load conditions, the zero frequency of the compensation network is selected to come in the middle between the min. and max. load poles of the power stage.

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

Zero frequency of the compensation network:

$$f_{OM} = f_{OH} \times 10^{0.5 \times \log\left(\frac{f_{OL}}{f_{OH}}\right)} \quad (\text{Eq. 109}) \quad f_{OM} = 35.37 \times 10^{0.5 \times \log\left(\frac{7.07}{35.37}\right)} = 15.82 \text{ Hz}$$

With adjustment of the transfer characteristics of the controller, equal gain within the operating range should be reached and compensate the pole f_o of the power stage $F_{PWR}(\omega)$.

Because of the compensation of the output capacitor's zero (**Eq. 53**), it is neglected along with the LC-filter pole (**Eq. 56**). Consequently, the transfer characteristic of the power stage is reduced to a single-pole response.

In order to calculate the gain of the open loop, the crossover frequency is selected.

The gain of the power stage is calculated with the max. output power at the selected crossover frequency.

Zero dB crossover frequency: $f_g = 3 \text{ kHz}$

Transient impedance calculation:

Transient impedance defines the direct relationship between the level of the peak current and the FB pin voltage. It is required for the calculation of the power stage amplification.

Transient impedance:

$$Z_{PWM} = \frac{\Delta V_{FB}}{\Delta I_{PK}} = G_{PWM} \times \frac{R_{Sense}}{V_{csth}} \quad (\text{Eq. 110}) \quad Z_{PWM} = 2.05 \times \frac{1.214}{1} = 2.49 \frac{V}{A}$$

Power stage at crossover frequency:

$$|F_{PWR}(f_g)| = \frac{1}{Z_{PWM}} \times \sqrt{\frac{R_{LH} \times L_p \times f \times \eta_p}{2}} \times \left(\frac{1}{\sqrt{1 + \left(\frac{f_g}{f_{OH}}\right)^2}} \right) \quad (\text{Eq. 111}) \quad |F_{PWR}(f_g)| = \frac{1}{2.49} \times \sqrt{\frac{9 \times 10^{-3} \times 55 \times 10^{-3} \times 0.85}{2}} \times \left(\frac{1}{\sqrt{1 + \left(\frac{3 \times 10^3}{35.37}\right)^2}} \right) = 0.069$$

Gain of power stage at crossover frequency:

$$G_{PWR}(f_g) = 20 \times \log(|F_{PWR}(f_g)|) \quad (\text{Eq. 112}) \quad G_{PWR}(3 \text{ kHz}) = 20 \times \log(0.069) = -23.22 \text{ dB}$$

At the crossover frequency (f_g), the open-loop gain is calculated:

$$G_{OL}(\omega) = G_S(\omega) + G_r(\omega) = 0 \quad (\text{Eq. 113})$$

With the equations for the transfer characteristics, the gain of the regulation loop at f_g is calculated:

$$G_S(\omega) = G_{FB} + G_{PWR} + G_{VD} \quad (\text{Eq. 114}) \quad G_S(\omega) = 28.77 - 23.22 - 17.38 = -11.839 \text{ dB}$$

Separated components of the regulator:

$$G_r(\omega) = 0 - G_S(\omega) \quad (\text{Eq. 115}) \quad G_r(\omega) = 0 - (-11.839 \text{ dB}) = 11.839 \text{ dB}$$

R24 value of the compensation network:

$$R24 = 10^{\frac{G_r}{20}} \times \frac{R25 \times R26}{R25 + R26} \quad (\text{Eq. 116}) \quad R24 = 10^{\frac{11.83}{20}} \times \frac{2.5 \times 10^3 \times 16 \times 10^3}{2.5 \times 10^3 + 16 \times 10^3} = 8.45 \text{ k}\Omega$$

R24 value of the compensation network: $R24 = 12 \text{ k}\Omega$

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

C26 value of the compensation network:

$$C26 = \frac{1}{2 \times \pi \times R24 \times f_g} \quad (\text{Eq. 117}) \quad C26 = \frac{1}{2 \times \pi \times 12 \times 10^3 \times 3 \times 10^3} = 4.4 \text{ nF}$$

Using table E12, find the closest higher value:

C26 value of the compensation network: C26 = 4.7 nF

C25 value of the compensation network:

$$C25 = \frac{1}{2 \times \pi \times R24 \times t_{f_{OM}}} - C26 \quad (\text{Eq. 118}) \quad C25 = \frac{1}{2 \times \pi \times 12 \times 10^3 \times 15.82} - 4.7 \times 10^{-9} = 833 \text{ nF}$$

C25 value of the compensation network: C25 = 820 nF

8.14 ZC and output OVP

R_{ZC}(R₁₅) value of ZC and output OVP:

User-defined V_{Out_OVP} value: V_{Out_OVP} = 16 V

RZCD value from datasheet: R_{ZCD} = 3 kΩ

$$R_{15} = R_{ZCD} \times \left[\left(\frac{N_{VCC}}{N_{S1}} \times \frac{V_{Out_OVP} + V_{FOut}}{V_{ZCD_OVP_Min}} \right) - 1 \right] \quad (\text{Eq. 119}) \quad R_{15} = 3 \times 10^3 \times \left[\left(\frac{14}{12} \times \frac{16+0.3}{1.9} \right) - 1 \right] = 27.03 \text{ k}\Omega$$

R15 value of ZC and output OVP: R₁₅ = 27 kΩ

C₁₉ value of ZC and output OVP:

Measured fosc2 (see Figure 3): f_{osc2} = 820 kHz

Delay time of controller: t_{delay} = 100 ns

$$C_{19} = \tan \left[2 \times \pi \times \left(\frac{1}{4} - t_{delay} \times f_{osc2} \right) \right] \times \frac{R_{15} + R_{ZCD}}{R_{15} \times R_{ZCD}} \times \frac{1}{2 \times \pi \times f_{osc2}} \quad (\text{Eq. 120}) \quad C_{19} = \tan \left[2 \times \pi \times \left(\frac{1}{4} - 100 \times 10^{-9} \times 820 \times 10^3 \right) \right] \times \frac{27 \times 10^3 + 3 \times 10^3}{27 \times 10^3 \times 3 \times 10^3} \times \frac{1}{2 \times \pi \times 820 \times 10^3} = 127 \text{ pF}$$

C19 value of ZC and output OVP: C₁₉ = 120 pF

8.15 Line OVP, brownout, and line selection

The voltage divider resistors R₁₁ (R₁₈+R_{18A}+R_{18B}) and R₁₂ (R₁₉) can be used to define the line OVP and brownout of the system.

R₁₉ value for line OVP and brownout:

User-defined V_{Line_OVP_AC} value: V_{Line_OVP_AC} 320 V

V_{VIN_LOVP} value from datasheet: V_{VIN_LOVP} 2.9 V

V_{VIN_LOVP} value from datasheet: V_{VIN_BO} 0.4 V

V_{VIN_LOVP} value from datasheet: V_{VIN_BI} 0.66 V

V_{VIN_REF} value from datasheet: V_{VIN_REF} 1.52 V

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology

CoolSET™ 5th Generation QR Plus FLYCAL design example

Selected R_{I1} ($R_{I1}+R_{I1A}+R_{I1B}$) value: $R_{I1} = 9 \text{ M}\Omega$

$$R_{I9} > \frac{R_{I1} \times V_{VIN_LOVP}}{(V_{Line_OVP_AC} \times \sqrt{2}) - V_{VIN_LOVP}} \quad (\text{Eq. 121}) \quad R_{I9} > \frac{9 \times 10^6 \times 2.9}{(320 \times \sqrt{2}) - 2.9} = 58.04 \text{ k}\Omega$$

R_{I2} (R_{I9}) value for line OVP and brownout: $R_{I9} = 58.3 \text{ k}\Omega$

$V_{BrownIn_AC}$ value with the selected R_{I9} :

$$V_{BrownIn_AC} = \frac{\left(V_{VIN_BI} \times \frac{R_{I1} + R_{I2}}{R_{I2}} \right) + V_{DC \text{ Ripple}}}{\sqrt{2}} \quad (\text{Eq. 122}) \quad V_{BrownOut_AC} = \frac{\left(0.66 \times \frac{9 \times 10^6 + 58.3 \times 10^3}{58.3 \times 10^3} \right)}{\sqrt{2}} = 73 \text{ V}$$

$V_{Brownout_AC}$ value with the selected R_{I9} and $V_{DC \text{ Ripple}}$ (for full-load condition):

$$V_{BrownOut_AC} = \frac{\left(V_{VIN_BO} \times \frac{R_{I1} + R_{I2}}{R_{I2}} \right) + V_{DC \text{ Ripple}}}{\sqrt{2}} \quad (\text{Eq. 123}) \quad V_{BrownOut_AC} = \frac{\left(0.4 \times \frac{9 \times 10^6 + 58.3 \times 10^3}{58.3 \times 10^3} \right) + 24.5}{\sqrt{2}} = 61 \text{ V}$$

$V_{Brownout_AC}$ value with the selected R_{I9} and neglect $V_{DC \text{ Ripple}}$ (for light-load condition):

$$V_{BrownOut_AC} = \frac{\left(0.4 \times \frac{9 \times 10^6 + 58.3 \times 10^3}{58.3 \times 10^3} \right)}{\sqrt{2}} = 44 \text{ V}$$

$V_{LineSelection_AC}$ value with the selected R_{I9} and $V_{DC \text{ Ripple}}$ (for full-load condition):

$$V_{LineSelection_AC} = \frac{\left(V_{VIN_REF} \times \frac{R_{I1} + R_{I2}}{R_{I2}} \right) + V_{DC \text{ Ripple}}}{\sqrt{2}} \quad (\text{Eq. 124}) \quad V_{LineSelection_AC} = \frac{\left(1.52 \times \frac{9 \times 10^6 + 58.3 \times 10^3}{58.3 \times 10^3} \right) + 24.5}{\sqrt{2}} = 184 \text{ V}$$

$V_{LineSelection_AC}$ value with the selected R_{I9} and neglect $V_{DC \text{ Ripple}}$ (for light-load condition):

$$V_{LineSelection_AC} = \frac{\left(1.52 \times \frac{9 \times 10^6 + 58.3 \times 10^3}{58.3 \times 10^3} \right)}{\sqrt{2}} = 167 \text{ V}$$

References

References

- [1] Infineon Technologies AG: *ICE5QRxx80BG-1 datasheet*; [Available online](#)
- [2] Infineon Technologies AG: *CoolSET™ GEN5 QR Plus Calculation Tool for Quasi Resonant flyback*; [Available online](#)

CoolSET™ ICE5QRxx80BG-1 design guide for quasi-resonant flyback topology



Revision history

Revision history

Document revision	Date	Description of changes
V 1.0	2024-11-13	Initial release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-11-13

Published by

Infineon Technologies AG

81726 Munich, Germany

**© 2024 Infineon Technologies AG.
All Rights Reserved.**

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

DG040408

Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.