

# 8-Mbit (1M words × 8 bit) static RAM with error-correcting code (ECC)

## Features

- High speed
  - $t_{AA} = 10 \text{ ns}$
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents
  - $I_{CC} = 90 \text{ mA}$  typical at 100 MHz
  - $I_{SB2} = 20 \text{ mA}$  typical
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- Available in Pb-free 44-pin TSOP II package

## Functional description

The CY7C1059H and CY7C1059HE are dual chip enable high-performance CMOS fast static RAM devices with embedded ECC. The CY7C1059H device is available in standard pin configurations. The CY7C1059HE device includes a single bit error indication pin (ERR) that signals the host processor in the case of an ECC error-detection and correction event.

To write to the device, take chip enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and write enable ( $\overline{WE}$ ) input LOW. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{20}$ ).

To read from the device, take chip enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and output enable ( $\overline{OE}$ ) LOW while forcing the write enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. See [Truth table – CY7C1059H/CY7C1059HE on page 18](#) for a complete description of read and write modes. The input and output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and  $\overline{WE}$  LOW).

On CY7C1059HE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High) <sup>[1]</sup>.


All I/Os ( $I/O_0$  through  $I/O_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), and control signals are de-asserted ( $\overline{CE}_1$  /  $CE_2$ ,  $\overline{OE}$ ,  $\overline{WE}$ ). CY7C1059H and CY7C1059HE devices are available in a 44-pin TSOP II package with center power and ground (revolutionary) pinout package.

## Note


1. Automatic write back on error detection feature is not supported in this device.

Logic block diagram – CY7C1059H

Logic block diagram – CY7C1059H



Logic block diagram – CY7C1059HE



## Table of contents

<b>Features .....</b>	<b>1</b>
<b>Functional description .....</b>	<b>1</b>
<b>Logic block diagram – CY7C1059H .....</b>	<b>2</b>
<b>Logic block diagram – CY7C1059HE .....</b>	<b>2</b>
<b>Table of contents .....</b>	<b>3</b>
<b>1 Pin configurations .....</b>	<b>4</b>
<b>2 Product portfolio .....</b>	<b>5</b>
<b>3 Maximum ratings .....</b>	<b>6</b>
<b>4 Operating range .....</b>	<b>7</b>
<b>5 DC electrical characteristics.....</b>	<b>8</b>
<b>6 Capacitance .....</b>	<b>9</b>
<b>7 Thermal resistance .....</b>	<b>10</b>
<b>8 AC test loads and waveforms .....</b>	<b>11</b>
<b>9 Data retention .....</b>	<b>12</b>
9.1 Data retention characteristics.....	12
9.2 Data retention waveform .....	12
<b>10 AC switching characteristics .....</b>	<b>13</b>
<b>11 Switching waveforms .....</b>	<b>15</b>
<b>12 Truth table – CY7C1059H/CY7C1059HE .....</b>	<b>18</b>
<b>13 ERR output- CY7C1059HE.....</b>	<b>19</b>
<b>14 Ordering information .....</b>	<b>20</b>
14.1 Ordering code definitions.....	20
<b>15 Package diagram .....</b>	<b>21</b>
<b>16 Acronyms .....</b>	<b>22</b>
<b>17 Document conventions.....</b>	<b>23</b>
17.1 Units of measure .....	23
<b>Revision history .....</b>	<b>24</b>

Pin configurations

# 1 Pin configurations




Figure 1 44-pin TSOP II<sup>[2]</sup>

**Note**

2. NC pins are not connected on the die.

## 2 Product portfolio

**Table 1** Product portfolio

Product	Features and options (see the “Pin configurations” on page 4 section)	Range	V <sub>CC</sub> range (V)	Speed (ns)	Power dissipation			
					Operating I <sub>CC</sub> , (mA)		Standby, I <sub>SB2</sub> (mA)	
					f = f <sub>max</sub>			
					Typ <sup>[3]</sup>	Max	Typ <sup>[3]</sup>	Max
CY7C1059H30	Dual-chip enable	Industrial	2.2 V–3.6 V	10	90	110	20	30
CY7C1059HE30	Dual-chip enable and ERR output		2.2 V–3.6 V	10	90	110	20	30

### Note

3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25°C.

### 3 Maximum ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature .....	–65°C to +150°C
Ambient temperature with power applied .....	–55°C to +125°C
Supply voltage on $V_{CC}$ relative to GND .....	–0.5 V to +6.0 V
DC voltage applied to outputs in high Z state <sup>[4]</sup> .....	–0.5 V to $V_{CC} + 0.5$ V
DC input voltage <sup>[4]</sup> .....	–0.5 V to $V_{CC} + 0.5$ V
Current into outputs (LOW) .....	20 mA
Static discharge voltage (MIL-STD-883, method 3015) .....	> 2001 V
Latch up current .....	> 140 mA

**Note**

4.  $V_{IL(min)} = -2.0$  V and  $V_{IH(max)} = V_{CC} + 2$  V for pulse durations of less than 20 ns.

Operating range

## 4 Operating range

**Table 2**      **Operating range**

Grade	Ambient temperature	V <sub>CC</sub>
Industrial	−40°C to +85°C	2.2 V to 3.6 V

## 5 DC electrical characteristics

**Table 3 DC electrical characteristics**
Over the operating range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ 

Parameter	Description		Test conditions	10 ns			Unit
				Min	Typ <sup>[6]</sup>	Max	
$V_{OH}$	Output HIGH voltage	2.2 V to 2.7 V	$V_{CC} = \text{Min}, I_{OH} = -1.0 \text{ mA}$	2.0	–	–	V
		2.7 V to 3.0 V	$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	2.2	–	–	
		3.0 V to 3.6 V	$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	2.4	–	–	
$V_{OL}$	Output LOW voltage	2.2 V to 2.7 V	$V_{CC} = \text{Min}, I_{OL} = 2 \text{ mA}$	–	–	0.4	
		2.7 V to 3.6 V	$V_{CC} = \text{Min}, I_{OL} = 8 \text{ mA}$	–	–	0.4	
$V_{IH}$	Input HIGH voltage	2.2 V to 2.7 V	–	2.0	–	$V_{CC} + 0.3$	
		2.7 V to 3.6 V	–	2.0	–	$V_{CC} + 0.3$	
$V_{IL}$	Input LOW voltage <sup>[5]</sup>	2.2 V to 2.7 V	–	–0.3	–	0.6	
		2.7 V to 3.6 V	–	–0.3	–	0.8	
$I_{IX}$	Input leakage current		$GND \leq V_{IN} \leq V_{CC}$	–1.0	–	+1.0	$\mu\text{A}$
$I_{OZ}$	Output leakage current		$GND \leq V_{OUT} \leq V_{CC}$ , output disabled	–1.0	–	+1.0	
$I_{CC}$	Operating supply current		$V_{CC} = \text{Max}, I_{OUT} = 0 \text{ mA}$ , CMOS levels	–	90.0	110.0	mA
			$f = 100 \text{ MHz}$	–	70.0	80.0	
$I_{SB1}$	Automatic CE power down current – TTL inputs		$\text{Max } V_{CC}, \overline{CE} \geq V_{IH}^{[7]}, V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, f = f_{MAX}$	–	–	40.0	
$I_{SB2}$	Automatic CE power down current – CMOS inputs		$\text{Max } V_{CC}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}^{[7]}, V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V}, f = 0$	–	20.0 <sup>[6]</sup>	30.0	

**Notes**

- $V_{IL(\text{min})} = -2.0 \text{ V}$  and  $V_{IH(\text{max})} = V_{CC} + 2 \text{ V}$  for pulse durations of less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = 3 \text{ V}$  (for  $V_{CC}$  range of 2.2 V–3.6 V)  $T_A = 25^{\circ}\text{C}$ .
- For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.



## Capacitance

## 6 Capacitance

**Table 4** Capacitance

Parameter <sup>[8]</sup>	Description	Test conditions	44-pin TSOP II	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	I/O capacitance		10	

**Note**

8. Tested initially and after any design or process changes that may affect these parameters.

---

Thermal resistance

## 7 Thermal resistance

**Table 5 Thermal resistance**

Parameter <sup>[9]</sup>	Description	Test conditions	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	66.93	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)		13.09	

**Note**

9. Tested initially and after any design or process changes that may affect these parameters.

# 8 AC test loads and waveforms




Figure 2 AC test loads and waveforms<sup>[10]</sup>

Table 6 AC test loads and waveforms

Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	$\Omega$
R2	1538	351	351	$\Omega$
$V_{TH}$	0.9	1.5	1.5	V
$V_{HIGH}$	1.8	3	3	V

## Note

10. Full device AC operation assumes a 100-μs ramp time from 0 to  $V_{CC}$  (min) and 100-μs wait time after  $V_{CC}$  stabilization.

## Data retention


## 9 Data retention

### 9.1 Data retention characteristics

**Table 7 Data retention characteristics**
Over the operating range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ 

Parameter	Description	Conditions	Min	Max	Unit
$V_{\text{DR}}$	$V_{\text{CC}}$ for data retention	–	1.0	–	V
$I_{\text{CCDR}}$	Data retention current	$V_{\text{CC}} = V_{\text{DR}}$ , $\overline{\text{CE}} \geq V_{\text{CC}} - 0.2 \text{ V}$ <sup>[11]</sup> , $V_{\text{IN}} \geq V_{\text{CC}} - 0.2 \text{ V}$ or $V_{\text{IN}} \leq 0.2 \text{ V}$	–	30.0	mA
$t_{\text{CDR}}$ <sup>[12]</sup>	Chip deselect to data retention time	–	0	–	ns
$t_{\text{R}}$ <sup>[12, 13]</sup>	Operation recovery time	$V_{\text{CC}} \geq 2.2 \text{ V}$	10.0	–	
		$V_{\text{CC}} < 2.2 \text{ V}$	15.0	–	

### 9.2 Data retention waveform


**Figure 3 Data retention waveform** <sup>[11]</sup>
**Notes**

11. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
12. This parameter is guaranteed by design and is not tested.
13. Full device operation requires linear  $V_{\text{CC}}$  ramp from  $V_{\text{DR}}$  to  $V_{\text{CC(min.)}} \geq 100 \mu\text{s}$  or stable at  $V_{\text{CC(min.)}} \geq 100 \mu\text{s}$ .

## 10 AC switching characteristics

**Table 8 AC switching characteristics**

Over the operating range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

Parameter <sup>[14]</sup>	Description	10 ns		Unit
		Min	Max	
Read cycle				
t <sub>POWER</sub>	V <sub>CC</sub> stable to first access <sup>[15, 16]</sup>	100.0	–	μs
t <sub>RC</sub>	Read cycle time	10.0	–	ns
t <sub>AA</sub>	Address to data / ERR valid	–	10.0	
t <sub>OHA</sub>	Data / ERR hold from address change	3.0	–	
t <sub>ACE</sub>	$\overline{\text{CE}}$ LOW to data / ERR valid <sup>[17]</sup>	–	10.0	
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to data / ERR valid	–	5.0	
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to low Z <sup>[18, 19, 20]</sup>	0	–	
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to high Z <sup>[18, 19, 20]</sup>	–	5.0	
t <sub>LZCE</sub>	$\overline{\text{CE}}$ LOW to low Z <sup>[17, 18, 19, 20]</sup>	3.0	–	
t <sub>HZCE</sub>	$\overline{\text{CE}}$ HIGH to high Z <sup>[17, 18, 19, 20]</sup>	–	5.0	
t <sub>PU</sub>	$\overline{\text{CE}}$ LOW to power-up <sup>[16, 17]</sup>	0	–	
t <sub>PD</sub>	$\overline{\text{CE}}$ HIGH to power-down <sup>[16, 17]</sup>	–	10.0	
Write cycle <sup>[21, 22]</sup>				

### Notes

14. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{\text{CC}} \geq 3 \text{ V}$ ) and  $V_{\text{CC}}/2$  (for  $V_{\text{CC}} < 3 \text{ V}$ ), and input pulse levels of 0 to 3 V (for  $V_{\text{CC}} \geq 3 \text{ V}$ ) and 0 to  $V_{\text{CC}}$  (for  $V_{\text{CC}} < 3 \text{ V}$ ). Test conditions for the read cycle use output loading shown in part (a) of **Figure 2 on page 11**, unless specified otherwise.
15.  $t_{\text{POWER}}$  gives minimum amount of time that the power supply is at stable  $V_{\text{CC}}$  until first memory access is performed.
16. These parameters are guaranteed by design and are not tested.
17. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
18.  $t_{\text{HZOE}}$ ,  $t_{\text{HZCE}}$ ,  $t_{\text{HZWE}}$ ,  $t_{\text{LZOE}}$ ,  $t_{\text{LZCE}}$ , and  $t_{\text{LZWE}}$  are specified with a load capacitance of 5 pF as in (b) of **Figure 2 on page 11**. Transition is measured  $\pm 200 \text{ mV}$  from steady state voltage.
19. At any temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{HZBE}}$  is less than  $t_{\text{LZBE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any device.
20. Tested initially and after any design or process changes that may affect these parameters.
21. The internal write time of the memory is defined by the overlap of  $\text{WE} = V_{\text{IL}}$ ,  $\text{CE} = V_{\text{IL}}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
22. The minimum write pulse width for write cycle No.2 (WE Controlled, OE LOW) should be sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

## AC switching characteristics

**Table 8** AC switching characteristics (continued)

Over the operating range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ 

Parameter <sup>[14]</sup>	Description	10 ns		Unit
		Min	Max	
$t_{WC}$	Write cycle time	10.0	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to write end <sup>[17]</sup>	7.0	–	
$t_{AW}$	Address setup to write end	7.0	–	
$t_{HA}$	Address hold from write end	0	–	
$t_{SA}$	Address setup to write start	0	–	
$t_{PWE}$	$\overline{WE}$ pulse width	7.0	–	
$t_{SD}$	Data setup to write end	5.0	–	
$t_{HD}$	Data hold from write end	0	–	
$t_{LZWE}$	$\overline{WE}$ HIGH to low Z <sup>[18, 19, 20]</sup>	3.0	–	
$t_{HZWE}$	$\overline{WE}$ LOW to high Z <sup>[18, 19, 20]</sup>	–	5.0	

**Notes**

14. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \geq 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \geq 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use output loading shown in part (a) of [Figure 2 on page 11](#), unless specified otherwise.
15.  $t_{POWER}$  gives minimum amount of time that the power supply is at stable  $V_{CC}$  until first memory access is performed.
16. These parameters are guaranteed by design and are not tested.
17. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
18.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$ ,  $t_{LZOE}$ ,  $t_{LZCE}$ , and  $t_{LZWE}$  are specified with a load capacitance of 5 pF as in (b) of [Figure 2 on page 11](#). Transition is measured  $\pm 200$  mV from steady state voltage.
19. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.
20. Tested initially and after any design or process changes that may affect these parameters.
21. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
22. The minimum write pulse width for write cycle No.2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) should be sum of  $t_{HZWE}$  and  $t_{SD}$ .

# 11 Switching waveforms




Figure 4 Read cycle No. 1 of CY7C1059H (address transition controlled)<sup>[23, 24]</sup>





Figure 5 Read cycle No. 2 of CY7C1059HE (address transition controlled)<sup>[23, 24]</sup>

## Notes

23. The device is continuously selected,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ .

24.  $\overline{WE}$  is HIGH for read cycle.

## Switching waveforms




**Figure 6** Read cycle No. 3 ( $\overline{\text{OE}}$  controlled,  $\overline{\text{WE}}$  HIGH) [25, 26, 27]

### Notes


25. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
26.  $\overline{\text{WE}}$  is HIGH for read cycle.
27. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



## Switching waveforms



**Figure 7** Write cycle No. 1 ( $\overline{\text{CE}}$  Controlled) [28, 29, 30]



**Figure 8** Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  Low) [28, 29, 30, 32]

## Notes

28. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
29. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{\text{IL}}$ ,  $\overline{\text{CE}} = V_{\text{IL}}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
30. Data I/O is in high impedance state if  $\overline{\text{CE}} = V_{\text{IH}}$ , or  $\overline{\text{OE}} = V_{\text{IH}}$ .
31. During this time I/O are in output put state. Do not apply input signals.
32. The minimum write cycle width should be sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

---

 Truth table – CY7C1059H/CY7C1059HE

## 12 Truth table – CY7C1059H/CY7C1059HE

**Table 9** Truth table – CY7C1059H/CY7C1059HE

$\overline{\text{CE}}_1$	$\text{CE}_2$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
H	X <sup>[33]</sup>	X <sup>[33]</sup>	X <sup>[33]</sup>	High Z	Power-down	Standby (I <sub>SB</sub> )
X <sup>[33]</sup>	L	X <sup>[33]</sup>	X <sup>[33]</sup>	High Z	Power-down	Standby (I <sub>SB</sub> )
L	H	L	H	Data out	Read all bits	Active (I <sub>CC</sub> )
L	H	X <sup>[33]</sup>	L	Data in	Write all bits	Active (I <sub>CC</sub> )
L	H	H	H	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

**Note**

 33. The input voltage levels on these pins should be either at V<sub>IH</sub> or V<sub>IL</sub>.

ERR output- CY7C1059HE

## 13 ERR output- CY7C1059HE

**Table 10** ERR output – CY7C1059HE

Output <sup>[34]</sup>	Mode
0	Read operation, no single bit error in the stored data.
1	Read operation, single bit error detected and corrected.
High Z	Device deselected or outputs disabled or write operation

**Note**

34.ERR is an Output pin.If not used, this pin should be left floating.


## Ordering information

## 14 Ordering information

**Table 11**      **Ordering information**


Speed (ns)	Voltage range	Ordering code	Package diagram	Package type (All Pb-free)	ERR pin / ball	Operating range
10	2.2 V–3.6 V	CY7C1059H30-10ZSXI	51-85087	44-pin TSOP II	No	Industrial

## 14.1 Ordering code definitions



Package diagram

## 15 Package diagram



**Figure 9 44-pin TSOP II (18.4 × 10.2 × 1.194 mm) Z54-II package outline, 51-85087**

## Acronyms

## 16 Acronyms

**Table 12** Acronyms

Acronym	Description
$\overline{\text{CE}}$	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
$\overline{\text{OE}}$	output enable
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
VFBGA	very fine-pitch ball grid array
$\overline{\text{WE}}$	write enable

## 17 Document conventions

### 17.1 Units of measure

**Table 13** Unit of measure

Symbol	Unit of measure
°C	degree celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Revision history

Revision history

Document version	Date of release	Description of changes
**	2021-11-02	Initial release



#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2021-11-02**  
**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2021 Infineon Technologies AG.**  
**All Rights Reserved.**

**Do you have a question about this document?**

Go to [www.cypress.com/support](http://www.cypress.com/support)

**Document reference**

**002-34169 Rev. \*\***

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.