

Low dropout voltage post regulator





Features

- Adjustable output voltage
- Output voltage tolerance at small loads of ±1.5 %
- Output current capability up to 1.5 A
- Very low dropout voltage of 340 mV
- Extended operating range starting at 1.7 V
- Low noise of typ. 40 μ V_{RMS} (10 Hz to 100 kHz)
- Small output capacitor for stability 10 μF
- Suitable for ceramic output capacitors
- Enable functionality
- · Overtemperature shutdown
- · Reverse polarity protection
- · Output current limitation
- Wide temperature range from -40°C up to 150°C
- Green Product (RoHS compliant)

Potential applications

• Suitable for use in automotive electronics as post regulator.


Product validation

Qualified for automotive applications. Product validation according to AEC-Q100.

Description

The OPTIREGTM linear TLF1963TE is a low dropout voltage regulator available in a PG-TO252-5 SMD package. The IC regulates an input voltage V_1 in the range of $2.5 \,\mathrm{V} < V_1 < 20 \,\mathrm{V}$ to an adjustable output voltage of $1.21 \,\mathrm{V} < V_{\mathrm{Q,nom}} < V_1 - V_{\mathrm{dr}}$. The device is capable to supply loads up to $1.5 \,\mathrm{A}$. The regulator can be enabled and disabled via the Enable input. The integrated output current limitation and the overtemperature shutdown will protect the device against failures like output short circuit to GND, overcurrent and overtemperature.

The TLF1963TE provides the ideal solution for systems requiring several supply voltages. With its adjust feature the regulator can provide all supply voltages between 1.21 V and the available input voltage, this offers a high flexibility to the system designer.



Low dropout voltage post regulator



The input capacitor $C_{\rm l}$ is necessary for compensating line influences. The output capacitor $C_{\rm Q}$ is necessary for the stability of the regulating circuit. Stability is guaranteed at values specified in **Functional range** within the whole operating temperature range.

Туре	Package	Marking
TLF1963TE	PG-TO252-5	T1963V

OPTIREG™ linear TLF1963TE Low dropout voltage post regulator



Table of contents

	Features	1
	Potential applications	1
	Product validation	1
	Description	1
	Table of contents	3
L	Block diagram	4
2.1 2.2	Pin configuration	5
3.1 3.2 3.3	General product characteristics Absolute maximum ratings Functional range Thermal resistance	6
1.1 1.2	Electrical characteristics Electrical characteristics voltage regulator	
5.1 5.2 5.3 5.4 5.5 5.6	Application information Adjustable operation Output capacitance and transient response Overload recovery Output voltage noise Protection features Further application information	
5	Package information	21
7	Revision history	22



Block diagram

Block diagram 1




Figure 1 **Block diagram**



Pin configuration

2 Pin configuration

2.1 Pin assignment




Figure 2 Pin configuration

2.2 Pin definitions and functions

Table 1 Pin definitions and functions

Pin	Symbol	Function
1	EN	Enable; A low signal disables the IC. A high signal switches it on. Connect to the input I, if enable functionality is not required.
2	I	Input voltage; IC supply. For compensating line influences, a capacitor close to the IC pins is recommended.
3	GND	Ground
4	Q	Output voltage; Connect a capacitor between Q and GND close to the IC terminals, respecting the values given for its capacitance C_Q and ESR given in the table "Functional range" on Page 7
5	ADJ	Adjust Input; Connect an external voltage divider from Q to GND to determine the output voltage. By connecting the output pin Q directly to the adjust pin ADJ without resistors an output voltage equal to the reference voltage $V_{\rm ADJ} = 1.21 \rm V$ is determined.
TAB	GND	Ground

Low dropout voltage post regulator



General product characteristics

3 General product characteristics

3.1 Absolute maximum ratings

Table 2 Absolute maximum ratings 1)

 $T_i = -40$ °C to 150°C; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Input, enable	,						
Voltage	$V_{\rm I}, V_{\rm EN}$	-20	-	20	V	_	P_4.1.1
Adjust					·		
Voltage	V_{ADJ}	-7	-	7	V	_	P_4.1.2
Output	,		,	1			
Voltage	V_{Q}	-20	_	20	V	_	P_4.1.3
Temperatures	, -						
Junction temperature	$T_{\rm j}$	-40	-	150	°C	_	P_4.1.4
Storage temperature	$T_{\rm stg}$	-50	_	150	°C	_	P_4.1.5
ESD susceptibility	, ,		,	1			
ESD resistivity	$V_{\rm ESD,HBM}$	-2	-	2	kV	HBM ²⁾	P_4.1.6
ESD resistivity	$V_{\rm ESD,CDM}$	-750	_	750	V	CDM ³⁾	P_4.1.7

¹⁾ Not subject to production test, specified by design.

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD susceptibility, human body model "HBM" according AEC-Q100-002 - JESD22-A114 (1.5 k Ω , 100 pF).

³⁾ ESD susceptibility, charged device model "CDM" according to EIA/JESD22-C101 or ESDA STM5.3.1.

Low dropout voltage post regulator



General product characteristics

3.2 Functional range

Table 3 Functional range

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Input voltage	V_{I}	2.5	-	20	V	_	P_4.2.1
Output capacitor's requirements for stability	C_{Q}	10	-	-	μF	1)	P_4.2.2
Output capacitor's requirements for stability	ESR(C _Q)	-	-	3	Ω	2)	P_4.2.3
Junction temperature	$T_{\rm j}$	-40	-	150	°C	-	P_4.2.4

¹⁾ The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.

Note:

Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

3.3 Thermal resistance

Note:

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to **www.jedec.org**.

Table 4 Thermal resistance

Parameter	Symbol	l Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Junction to case	R_{thJC}	-	0.78	-	K/W	1) measured to heat slug	P_4.3.6
Junction to ambient	R_{thJA}	-	24	_	K/W	1) 2)	P_4.3.7
Junction to ambient	R_{thJA}	-	95	_	K/W	1)3) footprint only	P_4.3.8
Junction to ambient	R_{thJA}	-	50	_	K/W	1)3) 300 mm² heatsink area	P_4.3.9
Junction to ambient	R_{thJA}	-	38	-	K/W	1)3) 600 mm² heatsink area	P_4.3.10

¹⁾ Not subject to production test, specified by design.

²⁾ Relevant ESR value at f = 10 kHz.

²⁾ Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip+package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 2 inner copper layers (2 x 70 μ m Cu, 2 × 35 μ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

³⁾ Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The product (chip+package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70 μ m Cu).

Low dropout voltage post regulator



Electrical characteristics

Electrical characteristics 4

Electrical characteristics voltage regulator 4.1

Electrical characteristics: Table 5

 V_1 = 2.5 V - 20 V, T_i = -40°C to 150°C, all voltages with respect to ground, positive current flowing out of the pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Min. input voltage	$V_{\rm I,min}$	_	1.7	_	٧	$I_{Q} = 0.5 \text{ A}; T_{j} = 25 \text{ °C}$	P_5.1.1
Min. input voltage	$V_{\rm I,min}$	_	2.1	2.5	٧	$I_{\rm Q} = 1.5 {\rm A}$	P_5.1.2
Adjustable pin voltage	$V_{ m ADJ}$	1.192	1.21	1.228	V	$I_{Q}^{1)3}$ $V_{I} = 2.21 \text{ to } 20 \text{ V};$ $I_{Q} = 1 \text{ mA};$ $I_{j} = 25 \text{ °C}$	P_5.1.3
Adjustable pin voltage	V_{ADJ}	1.174	1.21	1.246	٧	¹⁾³⁾ IQ = 1 mA to 1.5 A	P_5.1.4
Line regulation	$\Delta V_{ m Q,line}$	-	1.0	3	mV	¹⁾ $V_1 = 2.21 \text{ to } 20 \text{ V};$ $I_Q = 1 \text{ mA}$	P_5.1.5
Load regulation	$\Delta V_{ m Q,load}$	-	2	8	mV	¹⁾ $I_Q = 1$ mA to 1.5 A; $V_I = 2.5$ V; $T_i = 25$ °C	P_5.1.6
Load regulation	$\Delta V_{ m Q,load}$	-	_	12	mV	¹⁾ $I_Q = 1 \text{ mA to } 1.5 \text{ A};$ $V_I = 2.5 \text{ V}$	P_5.1.7
Dropout voltage $V_{I} = V_{Q,nom}$	$V_{ m dr}$	-	0.01	0.03	V	$I_{Q} = 1 \text{ mA};$ $I_{j} = 25 \text{ °C}$	P_5.1.8
Dropout voltage $V_{l} = V_{Q,nom}$	$V_{ m dr}$	_	_	0.04	V	$l_{Q} = 1 \text{ mA}$	P_5.1.9
Dropout voltage $V_{I} = V_{Q,nom}$	$V_{ m dr}$	_	0.03	0.05	V	$I_{Q} = 100 \text{ mA};$ $I_{j} = 25 \text{ °C}$	P_5.1.10
Dropout voltage $V_{I} = V_{Q,nom}$	$V_{ m dr}$	-	_	0.09	V	$^{2)4)5)}I_{Q} = 100 \text{ mA}$	P_5.1.11
Dropout voltage $V_{l} = V_{Q,nom}$	$V_{ m dr}$	-	0.13	0.25	V	$I_{Q} = 500 \text{ mA};$ $I_{j} = 25 \text{ °C}$	P_5.1.12
Dropout voltage $V_{l} = V_{Q,nom}$	$V_{ m dr}$	-	-	0.27	V	$^{2)4)5)}I_{Q} = 500 \text{ mA}$	P_5.1.13
Dropout voltage $V_{I} = V_{Q,nom}$	$V_{ m dr}$	_	0.34	0.45	V	$I_{Q} = 1.5 \text{ A};$ $I_{j} = 25 \text{ °C}$	P_5.1.14
Dropout voltage $V_{l} = V_{Q,nom}$	$V_{ m dr}$	-	-	0.55	V	$^{2)4)5)} I_{Q} = 1.5 A$	P_5.1.15
GND pin current $V_{\rm I} = V_{\rm Q,nom} + 1 \text{ V}$	Iq	-	1.0	1.5	mA	$I_{Q} = 0 \text{ mA}$	P_5.1.16
GND pin current $V_{I} = V_{Q,nom} + 1 \text{ V}$	Iq	-	1.1	1.7	mA	$I_{Q} = 1 \text{ mA}$	P_5.1.17

Low dropout voltage post regulator



Electrical characteristics

Table 5 Electrical characteristics: (cont'd)

 V_1 = 2.5 V - 20 V, T_j = -40°C to 150°C, all voltages with respect to ground, positive current flowing out of the pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number	
		Min.	ı. Typ. Max.					
GND pin current $V_{l} = V_{Q,nom} + 1 V$	$I_{\rm q}$	-	3.8	5.0	mA	$^{4)6)}I_{Q} = 100 \text{ mA}$	P_5.1.18	
GND pin current $V_{l} = V_{Q,nom} + 1 V$	$I_{\rm q}$	-	15	22	mA	$I_{\rm Q} = 500 \rm mA$	P_5.1.19	
GND pin current $V_{i} = V_{Q,nom} + 1 V$	Iq	_	80	130	mA	$I_{\rm Q} = 1.5 {\rm A}$	P_5.1.20	
Output voltage noise	$V_{\rm Q,noise}$	_	40	-	μV_{RMS}	$C_{\rm Q} = 10 \mu\text{F}; I_{\rm Q} = 1.5 \text{A};$ BW = 10 Hz to 100 kHz	P_5.1.21	
ADJ pin bias current	I _{ADJ}	-	1	2	μΑ	1)7)	P_5.1.22	
Enable threshold	$V_{\rm EN,LH}$	-	1.4	2	V	V_{Q} = Off to On	P_5.1.23	
Enable threshold	$V_{\rm EN,HL}$	0.8	1.3	-	V	$V_{\rm Q}$ = On to Off	P_5.1.24	
EN Pin current	I _{EN}	_	0	0.2	μΑ	$^{8)}V_{EN} = 0 V$	P_5.1.25	
EN Pin current	I _{EN}	-	2.5	20	μΑ	8) VEN ≤ 20 V	P_5.1.26	
Quiescent current in Shutdown	$I_{\rm q,off}$	-	0.01	1	μΑ	$^{9)} V_1 = 6 \text{ V}; V_{EN} = 0 \text{ V};$ $T_1 \le 85 \text{ °C}$	P_5.1.27	
Power supply ripple rejection	PSRR	55	67	-	dB	$T_{j} = 25 ^{\circ}\text{C};$ $f_{r} = 120 \text{Hz};$ $I_{Q} = 0.75 \text{A};$ $V_{l} - V_{Q} = 1.5 \text{V};$ $V_{r} = 0.5 V_{pp}$	P_5.1.28	
Output current limitation	I _Q	-	2	-	A	$T_{\rm j} = 25 ^{\circ}\text{C};$ $V_{\rm l} = 7 \text{V}; V_{\rm Q} = 0 \text{V}$	P_5.1.29	
Output current limitation	I _Q	1.6	-	-	А	$V_{I} = V_{Q,nom} + 1 V;$ $\Delta V_{Q} = -0.1 V$	P_5.1.30	
Input reverse leakage current	I _{I,rev}	_	-	2	mA	$V_{I} = -20 \text{ V};$ $V_{Q} = 0 \text{ V}$	P_5.1.31	
Reverse output current	I _{Q,rev}	-	300	600	μΑ	$T_{j} = 25 \text{ °C};$ $V_{Q} = 1.21 \text{ V};$ $V_{I} < 1.21 \text{ V}$	P_5.1.32	
Reverse output current	$I_{Q,rev}$	-	-	1	mA	$V_{\rm Q} = 1.21 \rm V;$ $V_{\rm I} < 1.21 \rm V$	P_5.1.33	

¹⁾ The TLF1963TE is tested and specified for these conditions with the ADJ pin connected to the Q pin.

²⁾ For TLF1963TE dropout voltage will be limited by the minimum input voltage specification under some output voltage/load conditions.

³⁾ Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.

Low dropout voltage post regulator



Electrical characteristics


- 4) To satisfy requirements for minimum input voltage, the TLF1963TE is tested and specified for these conditions with an external resistor divider (two 4.12 k Ω resistors) for an output voltage of 2.4 V. The external resistor divider will add a 300 μ A DC load on the output.
- 5) Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to: $V_1 V_{dr}$
- 6) GND pin current is tested with $V_1 = V_{Q,nom} + 1 \text{ V}$ and a current source load.
- 7) ADJ pin bias current flows into the ADJ pin.
- 8) EN pin current flows into the EN pin.
- 9) Specified by design, tested at T_{amb} = 25 °C
- 10) Not subject to production test, specified by design.
- 11) Reverse output current is tested with the IN pin grounded and the Q pin forced to the rated output voltage. This current flows into the Q pin and out the GND pin

infineon


Electrical characteristics

4.2 Typical performance graphs


Dropout voltage V_{DR} versus output current I_{O}




Dropout voltage $V_{\rm dr}$ versus temperature $T_{\rm i}$



Specified dropout voltage $V_{\rm dr}$ versus output current $I_{\rm Q}$



Quiescent current I_q versus temperature T_i




Low dropout voltage post regulator




Electrical characteristics


Adjustable voltage $V_{\rm ADJ}$ versus temperature $T_{\rm i}$




Quiescent current I_q versus input voltage V_i ($V_{Q,nom} = 1.21 \text{ V}$)



Quiescent current I_q versus input voltage V_1 ($V_{Q,nom} = 2.5 \text{ V}$)



GND Pin current I_{GND} versus output current I_{Q}




Low dropout voltage post regulator




Electrical characteristics


GND pin current $I_{\rm GND}$ versus input voltage $V_{\rm I}$ ($V_{\rm Q,nom}$ = 2.5 V)




GND pin current $I_{\rm GND}$ versus input voltage $V_{\rm I}$ ($V_{\rm Q,nom}$ = 2.5 V)



GND pin current $I_{\rm GND}$ versus input voltage $V_{\rm I}$ ($V_{\rm Q,nom}$ = 1.21 V)



GND pin current $I_{\rm GND}$ versus input voltage $V_{\rm I}$ ($V_{\rm Q,nom}$ = 1.21 V)




Low dropout voltage post regulator




Electrical characteristics


EN pin thresholds $V_{\rm EN,th}$ versus temperature $T_{\rm j}$




EN pin input current $I_{\rm EN}$ versus temperature T_i



EN pin input current $I_{\rm EN}$ versus EN pin voltage $V_{\rm EN}$



Adjustable pin bias current I_{ADJ} versus temperature T_i




Low dropout voltage post regulator




Electrical characteristics


Current limit $I_{Q,max}$ versus input / output differential V_{IN} - V_{O}




Reverse output current $I_{Q,rev}$ versus output voltage V_Q



Current limit $I_{Q,max}$ versus temperature T_i



Reverse output current $I_{Q,rev}$ versus temperature T_i




Low dropout voltage post regulator




Electrical characteristics

Ripple rejection PSRR versus frequency f




Minimum input voltage $V_{\rm I,min}$ versus


temperature T_i



Ripple rejection PSRR versus temperature T_i



Load regulation dV_{Load} versus temperature T_i




Low dropout voltage post regulator



Electrical characteristics

Equivalent series resistance $ESR(C_Q)$ versus load current $I_{\rm Q}$



Low dropout voltage post regulator



Application information

5 Application information

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

The TLF1963TE is an 1.5 A low dropout regulator optimized for fast transient response. The device is capable of supplying 1.5 A at a very low dropout voltage up to a junction temperature of 150 °C. The low operating quiescent current of 1 mA drops to less than 1 μ A in case the device is disabled. In addition to the low quiescent current, the TLF1963TE incorporates several protection features which make them ideal for use in battery-powered systems. The device is protected against both reverse input and reverse output voltages.

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.




Figure 3 Application Diagram

5.1 Adjustable operation

The TLF1963TE has an output voltage range of 1.21 V to $V_{\rm l}$ - $V_{\rm dr}$ < 20 V. The output voltage is set by the ratio of two external resistors as shown in **Figure 3**. The device serves the output to maintain the voltage at the ADJ pin at 1.21 V referenced to ground. The current in R1 is then equal to 1.21 V / R1 and the current in R2 is the current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 1 μ A at 25 °C, flows through R2 into the ADJ pin. The output voltage can be calculated using the formula in **Equation (5.1)**.

(5.1)

$$V_Q = V_{ADJ} \cdot \left(1 + \frac{R_2}{R_1}\right) + I_{ADJ} \cdot R_2$$

 $V_{ADJ} = 1.21 \text{ V typical}$

 $I_{AD,I} = 1 \,\mu\text{A}$ at 25 °C

The value of R1 is recommended to be smaller than 12 k Ω to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in shutdown the output is turned off and the divider current will be zero.

Low dropout voltage post regulator



Application information

The adjustable device is mainly tested and specified with the ADJ pin connected to the Q pin for an output voltage of 1.21 V. Specifications for output voltages adjusted to greater values than 1.21 V will be proportional to the ratio of the desired output voltage to 1.21 V. For example, load regulation for an output current change of 1 mA to 1.5 A is $\Delta V_{\rm Q,load}$ = 2 mV typical at $V_{\rm Q,nom}$ = 1.21 V.

At $V_{O,nom} = 5 \text{ V}$, load regulation is: $\Delta V_{Oload,5V} = (5 \text{ V} / 1.21 \text{ V}) \times (2 \text{ mV}) = 8.3 \text{ mV}$

5.2 Output capacitance and transient response

The TLF1963TE is designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 10 μ F with an ESR in the range of 10 m Ω to 3 Ω is recommended to prevent oscillations. Larger values of output capacitance can decrease the peak deviations and provide improved transient response for larger load current changes.

5.3 Overload recovery

The TLF1963TE has a safe operating area protection. The device protects itself by limiting the output current to a maximum and prevent it self against destruction due to overload or short circuits conditions. In this cases the current is limited and the resulting output voltage decreases according to the load down to 0V in a short circuit condition.

The TLF1963TE can supply the application for all input voltages between 2.5 V up to 20V with currents up to 1.5 A. Of course it needs to be ensured, that the junction temperature stays within the operating range up to 150 °C. For startup conditions with a high load current the TLF1963TE is able to start up properly without exceeding the safe operating area. Even immediately after removal of a short circuit failure case the device is able to start if the load current is very high. The characteristic of the current limitation can by seen in the typical performance graphs on **Page 15**.

5.4 Output voltage noise

The TLF1963TE has been designed to provide low output voltage noise over the 10 Hz to 100 kHz bandwidth while operating at full load. Output voltage noise is typically 40 μV_{RMS} over this frequency bandwidth. For higher output voltages (generated by using a resistor divider), the output voltage noise will be gained up accordingly.

Higher values of output voltage noise may be measured when care is not exercised with regards to circuit layout and testing. Crosstalk from nearby traces can induce unwanted noise onto the output of the TLF1963TE. Power supply ripple rejection must also be considered, because the TLF1963TE does not have unlimited power supply ripple rejection and will pass a small portion of the input noise through to the output.

5.5 Protection features

The TLF1963TE has several protection features which makes him ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device is protected against reverse input voltages and reverse output voltages.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed $150\,^{\circ}$ C.

The input of the device will withstand reverse voltages of 20 V. Current flow out of the device will be limited to less than 2 mA in case of an input voltage of -20 V at the Input and no negative voltage will appear at the output. The device will protect both itself and the load. This provides protection against batteries that can be plugged in backward.

Low dropout voltage post regulator



Application information

The output of the TLF1963TE can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20 V. The output will act like an open circuit, no current will flow out of the pin. If the input is powered by a voltage source, the output will source the short-circuit current of the device and will protect itself by thermal limiting. In this case, grounding the EN pin will turn off the device and stop the output from sourcing the short-circuit current.

The ADJ pin of the adjustable device can be pulled above or below ground by as much as 7 V without damaging the device. If the input is left open circuit or grounded, the ADJ pin will act like an open circuit when pulled below ground and like a resistor (typically $4 \text{ k}\Omega$) in series with a diode when pulled above ground.

In situations where the ADJ pin is connected to a resistor divider that would pull the ADJ pin above its 7 V clamp voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5 mA. For example, a resistor divider is used to provide a regulated 1.5V output from the 1.21 V reference when the output is forced to 20 V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5 mA when the ADJ pin is at 7 V. The 13 V difference between Q and ADJ pins divided by the 5 mA maximum current into the ADJ pin yields a minimum top resistor value of $2.6 \text{ k}\Omega$.

5.6 Further application information

For further information you may contact https://www.infineon.com.



Package information

6 Package information




Figure 4 PG-TO252-5 1)

Green Product (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a Green Product. Green Products are RoHS-compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

https://www.infineon.com/packages

Low dropout voltage post regulator



Revision history

7 Revision history

Revision	Date	Changes
Rev. 1.01	2024-11-29	Editorial changes and template update Removal of discontinued TLF1963TB (PG-TO263-5 package option)
Rev. 1.0	2012-11-08	Initial version

Trademarks

Edition 2024-11-29 Published by Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about aspect of this document?

Email: erratum@infineon.com

Document reference Z8F51352552

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.