


LITIX™ Interior

Features

- 32-bit Arm® Cortex®-M23 core
 - One clock per machine cycle architecture
 - Single cycle multiplier
 - Hardware divider
- On-chip memory
 - 38 kB Flash (including 1000 TP memory)
 - 576 Bytes 1000 TP memory
 - 3 kB SRAM
 - Boot ROM for startup firmware and Flash routines
- On-chip oscillator and on-chip debug support via 2-wire SWD



Potential applications


- Twelve channel LED driver for automotive interior lighting applications with LIN interface
- Contour lighting using multiple light sources with constant or slowly changing light patterns
- Functional and switch illumination
- Surface lighting requiring multiple LEDs or high power LEDs

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100, Grade 1.

Description

The TLD4030-12ES is a twelve channel device with integrated and protected output stages. It is designed to control RGB LEDs with a current up to 64 mA as linear current sink (LCS). The power stages can be configured in parallel for higher load currents. Each individual power output stage is configurable via a 6-bit current set value. In total 13 independent and individual PWM configurations can be set. A LIN interface is used for programming (via bootloader), control and diagnostic feedback.



Product type	Marking	Ordering Code	Package
TLD4030-12ES	TLD4030-12	SP006133066	PG-TSDSO-24

Table of contents

	Table of contents	2
1	Product description	4
1.1	Product summary	4
1.2	Additional features	4
2	Block diagram and terms	5
3	Pin configuration	7
4	General product characteristics	9
4.1	Absolute maximum ratings	9
4.2	Functional range	10
4.3	Current consumption	11
4.4	Thermal resistance	12
5	Power management unit (PMU)	13
5.1	Features overview	13
5.2	Block diagram	13
5.3	Electrical characteristics PMU	13
5.3.1	PMU operating conditions	13
5.3.2	System state control	14
6	System control unit (SCU)	15
6.1	Features overview	15
6.2	Block diagram	15
6.3	Electrical characteristics SCU	15
6.3.1	Clock control	15
6.3.2	Clock sources	16
7	Microcontroller subsystem (MCU)	17
7.1	Features overview	17
7.2	Block diagram	18
7.3	Electrical characteristics NVM	18
8	General purpose input/output (GPIO)	19
8.1	Features overview	19
8.2	Electrical characteristics GPIO	19
9	Measurement unit	21
9.1	Features overview	21
9.2	Electrical characteristics Measurement unit	21
10	Power stage	22
10.1	Features overview	22
10.2	Electrical characteristics Power stage	22



11 **UART** 25

11.1 Features overview 25

11.2 Electrical characteristics UART 25

12 **LIN transceiver** 26

12.1 Features overview 26

12.2 Block diagram 27

12.3 Electrical characteristics LIN transceiver 27

13 **Timer2** 33

13.1 Features overview 33

14 **Application Information** 34

15 **Package dimensions** 35

Revision history 36

Disclaimer 37

1 Product description

1.1 Product summary

Table 1 Product summary

Parameter	Symbol	Values
Power supply operating voltage	$V_{S(OP)}$	5.5 V ... 18 V
Maximum output voltage	V_{OUT_max}	40 V
Nominal load current (Linear current sink)	I_{OUT_nom}	64.0625 mA
Output current accuracy $T_J = 25^{\circ}C$	A_{IOUT_25}	$\pm 5\%$
Minimum dropout voltage	$V_{DR,all}$	1.1 V, $I_{OUT} \geq 90\%$ of 64.0625 mA

1.2 Additional features

- Optimized for electromagnetic compatibility (EMC)
- Optimized for high immunity against electromagnetic interference (EMI)
- Green product (RoHS compliant)
- Automotive temperature range of $-40^{\circ}C$ to $125^{\circ}C$
- Two full duplex serial interface (UART), one with LIN support
- One ISO 17987-4 series LIN transceiver
- LIN bootstrap loader to program the flash via LIN (LIN BSL)
- Twelve integrated low-side current sinks
- 11-bit differential A/D converter
- Integrated 11-bit digital temperature sensor (DTS)
- GPIO controllable via PWM Engine to drive external circuitry

Figure 1 **Block diagram of TLD4030-12ES**




Figure 2 Application block diagram (simplified)




Figure 3 Terms and definitions

OUTn: n denotes the channel number from 0 to 11

GPION: n denotes the GPIO number 0, 1, 3 and 4

3 Pin configuration




Figure 4 TLD4030-12ES pinout

Table 2 Pin definitions and functions

Pin	Symbol	Function
1...6	OUT6...OUT11	Output channel Open-drain linear current sink. Connect to the target load
7	VSL	LED sense supply voltage Voltage sense input used as positive reference for differential voltage measurement
8	VS	Power supply voltage Battery supply input
9	NC	Not connected
10	GNDL	LIN transceiver ground Ground potential. Connect externally close to the chip
11	LIN_M	LIN master LIN connection towards master device
12	LIN_S	LIN slave LIN connection away from master device
13	GPIO0	GPIO Can be used for voltage measurements or as general-purpose input/output. Can be used as a wake-up source from sleep mode. Can be driven by dedicated PWM signal. Can be set as UART receive data input (RXD)

(table continues...)

Table 2 (continued) Pin definitions and functions

Pin	Symbol	Function
14	GPIO1/SWCLK	GPIO/SWD clock Can be used for voltage measurements or as general-purpose input/output. Can be driven by dedicated PWM signal. Can be set as UART transmit data output (TXD) Serial Wire Debug clock
15	SWIO/TMS	SWD IO/TMS Serial Wire Debug input/output TMS pin for debug mode entry
16	GPIO3	GPIO Can be used for voltage measurements or as general-purpose input/output. Can be used as a wake-up source from sleep mode. Receive/Transmit data input/output pin for UART2
17	GPIO4	GPIO Can be used for voltage measurements or as general-purpose input/output. Receive/Transmit data input/output pin for UART2
18	GND	Ground Ground potential. Connect externally close to the chip
19...24	OUT0...OUT5	Output channel Open-drain linear current sink. Connect to the target load
–	EP	Exposed pad Connect to external heat spreading copper area connected to electrical GND. Recommendation is to use the GND layer of a PCB with thermal vias. The exposed pad does not replace the electrical GND pin

4 General product characteristics

4.1 Absolute maximum ratings

Table 3 Absolute maximum ratings

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified) ¹⁾.

Parameter	Symbol	Values			Unit	Note or condition	P- Number
		Min.	Typ.	Max.			
Supply pins							
Power supply voltage	V _S	-0.3	–	40	V	Suppressed load dump acc. to ISO16750-2	PRQ-142
LED supply voltage	V _{SL}	-0.3		40	V		PRQ-3155
LED supply voltage vs Power output voltage	V _{SL} - V _{OUTx}			20	V		PRQ-3187
Output pins							
Power output voltage	V _{OUT}	-0.3	–	40	V	–	PRQ-896
Power output current	I _{OUT}	0	–	70.5	mA	–	PRQ-495
GPIO pins							
Voltage at pins GPION, TMS	V _{IO}	-0.3	–	5.5	V	–	PRQ-898
Current at pin GPION, TMS	I _{IO}	0	–	4	mA	–	PRQ-497
LIN							
Voltage at pin LIN_M, LIN_S	V _{BUS}	-27	–	40	V	–	PRQ-1138
Temperatures							
Junction temperature	T _J	-40	–	150	°C	–	PRQ-144
Ambient temperature	T _A	-40	–	125	°C	–	PRQ-145
ESD susceptibility							
ESD susceptibility all pins (HBM)	V _{ESD(HBM)}	-2	–	2	kV	ESD susceptibility, Human Body Model "HBM" according to AEC Q100-002	PRQ-150
ESD susceptibility LIN vs GNDL (HBM)	V _{ESD(HBM)_GN DL}	-8	–	8	kV	ESD susceptibility, Human Body Model "HBM" according to AEC Q100-002	PRQ-3202

(table continues...)

Table 3 (continued) Absolute maximum ratings

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified) ¹⁾.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
ESD susceptibility all pins (CDM)	$V_{\text{ESD(CDM)}}$	-500	–	500	V	ESD susceptibility, Charged Device Model "CDM" according to AEC Q100-011 Rev D	PRQ-152
ESD susceptibility corner pins (CDM)	$V_{\text{ESD(CDM)_CR}}$	-750	–	750	V	ESD susceptibility, Charged Device Model "CDM" according to AEC Q100-011 Rev D	PRQ-153

1) Not subject to production test - specified by design

Note:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional range

Table 4 Functional range

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified) ¹⁾.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Supply voltage operating range	$V_{\text{S(OP)}}$	5.5		18	V		PRQ-3158
Extended supply voltage operating range	$V_{\text{S(OP,EXT)}}$	18		29	V	with parameters deviation	PRQ-3159
Extended supply voltage operating range	$V_{\text{S(OP,EXT)}}$	29	–	40	V	Allowed for $t \leq 400\text{ms}$; with parameter deviation	PRQ-3149
Supply voltage for LIN transceiver	$V_{\text{S(LIN)}}$	5.5	13.5	18	V	–	PRQ-967
Supply voltage at VSL	V_{SL}	3.5		18	V	$V_{\text{SL}} \leq V_{\text{S}}$	PRQ-3161
Supply voltage versus output voltage	$(V_{\text{SL}} - V_{\text{OUT}})_{\text{OP}}$	-0.3		7.5	V		PRQ-3160
VS capacitor range	C_{VS}	2	–	–	μF	^{2) 3)}	PRQ-164

(table continues...)

Table 4 (continued) Functional range

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified) ¹⁾.

Parameter	Symbol	Values			Unit	Note or condition	P- Number
		Min.	Typ.	Max.			
Temperatures							
Junction temperature	T_J	-40	–	150	°C	–	PRQ-529
Power stage pins							
Output voltage operating range	$V_{\text{OUT(OP)}}$	0	–	18	V	–	PRQ-897
Output current per channel	I_{OUT}	0	–	64.0625	mA	–	PRQ-532
Output capacitor range	C_{OUT}	0	–	10	nF	–	PRQ-534
Output inductance range	L_{OUT}	0	–	0.5	μH	$C_{\text{OUT}} \leq 10 \text{ nF}$	PRQ-536

1) Not subject to production test - specified by design

2) Ceramic capacitor is recommended

3) When DC voltage is applied to a ceramic capacitor, the effective capacitance is reduced due to DC bias effect. The table above therefore lists the minimum value as capacitance. In order to meet the minimum capacitance requirement, the nominal value of the capacitor may have to be scaled accordingly to take the drop of capacitance into account for a given DC voltage at the outputs of regulators

4.3 Current consumption

Table 5 Electrical characteristics

$V_S = 5.5 \text{ V}$ to 29 V , $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^{\circ}\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Active mode current consumption	$I_{V_S(\text{ACTIVE})}$	–	5.5	10	mA	Active mode: SYS0CLK = 40 MHz, CPUCLK = 20 MHz. MCU executing code from NVM, MCU subsystem only, all other external peripherals disabled	PRQ-481
Sleep mode current consumption	$I_{V_S(\text{SLEEP})}$	–	20	50	μA	$T_J = -40^{\circ}\text{C}$ to 85°C Sleep mode $V_S = 7.3 \text{ V}$ to 18 V , $V_{\text{SL}} = V_{\text{OUT}}$ $V_{\text{BUS}} = V_{\text{BUS_REC}}$	PRQ-3198

(table continues...)

Table 5 (continued) Electrical characteristics

$V_S = 5.5 \text{ V}$ to 29 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Sleep mode current consumption	$I_{VS(\text{SLEEP}, \text{LIN_S2G})}$	–	–	100	μA	$T_J = -40^\circ\text{C}$ to 85°C Sleep mode $V_S = 7.3 \text{ V}$ to 18 V , $V_{SL} = V_{OUT}$ $V_{BUS} = 0 \text{ V}$, LIN weak pull-up enabled	PRQ-3199
Sleep mode current consumption	$I_{VS(\text{SLEEP}, V_{SL_LOW})}$	–	150	200	μA	$T_J = -40^\circ\text{C}$ to 85°C Sleep mode $V_S = 3.6 \text{ V}$ to 7.3 V , $V_{SL} = V_{OUT}$ $V_{BUS} = V_{BUS_REC}$	PRQ-3200
Fail-sleep mode current consumption	$I_{VS(\text{FAIL-SLEEP})}$	–	20	50	μA	$T_J = -40^\circ\text{C}$ to 85°C Fail-sleep mode $V_S = 7.3 \text{ V}$ to 18 V , $V_{SL} = V_{OUT}$ $V_{BUS} = V_{BUS_REC}$	PRQ-3201

4.4 Thermal resistance

Table 6 Thermal resistance

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Thermal characterization parameter junction to top	Ψ_{JTOP}	–	5		K/W	¹⁾	PRQ-3180
Thermal resistance junction to soldering point	R_{thJSP}	–	5	–	K/W	¹⁾ Simulated at exposed pad	PRQ-3181
Thermal resistance junction to ambient	R_{thJA}	–	30	–	K/W	¹⁾	PRQ-3182

¹⁾ Not subject to production test - specified by design

Note: Specified R_{th} values are according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5 \text{ mm}$ board with 2 inner copper layers ($2 \times 70 \mu\text{m Cu}$, $2 \times 35 \mu\text{m Cu}$). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. Simulation done at $T_{AMB} = 85^\circ\text{C}$ with all channels on, $P_{DISSIPATION} = 2 \text{ W}$ and a homogeneous temperature distribution across the device.

5 Power management unit (PMU)

5.1 Features overview

- Power management control with diagnosis
- System mode control (startup, sleep, active, and failsleep in case of severe system failures)
- Wake configuration and management
- Reset management according to the system modes
- Windowed watchdog providing a highly reliable and safe way to recover from software or hardware failures
- Configurable with SFRs. Supports error condition signaling to the MCU via interrupt
- Data retention registers available in all PMU modes
- Linear voltage regulator VDDP for internal analog/digital logic supply
- Linear voltage regulator VDDC for internal digital logic supply

5.2 Block diagram




Figure 5 PMU block diagram

5.3 Electrical characteristics PMU

5.3.1 PMU operating conditions

Table 7 Electrical characteristics

$V_S = 5.5\text{ V to }29\text{ V}$, $T_J = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Power supply undervoltage monitor	$V_{\text{SUV_MON}}$	4.8	–	5.35	V	V_S voltage falling	PRQ-2853

(table continues...)

Table 7 (continued) Electrical characteristics

$V_S = 5.5\text{ V}$ to 29 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Power-down voltage	V_{S_PD}	–	–	3.6	V	V_S voltage falling	PRQ-479
Extended input voltage range	V_{S_EXT}	3.6	–	5.5	V	¹⁾	PRQ-3184

¹⁾ Not subject to production test - specified by design

5.3.2 System state control

Table 8 Electrical characteristics

$V_S = 5.5\text{ V}$ to 29 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Unsupplied to Active mode	$t_{UNSUP2ACT}$	–	–	3.5	ms	¹⁾ Time power-up event to first instruction execution in user software or BSL ready	PRQ-2474
Active to Sleep mode	$t_{ACT2SLP}$	–	–	250	μs	Triggered by Sleep mode request	PRQ-835
Sleep to Active mode	$t_{SLP2ACT}$	–	–	2.5	ms	Triggered by wake-up event	PRQ-2316
Fail-sleep to Active mode	$t_{FSLP2ACT}$	–	–	2.5	ms	¹⁾ Triggered by wake-up event	PRQ-2318

¹⁾ Not subject to production test - specified by design

6 System control unit (SCU)

6.1 Features overview

The system control unit (SCU) provides the clocks for the MCU and peripherals in all operation modes.

The SCU provides following features:

- Clock sources management
- Clock tree configuration
- Operation mode control

6.2 Block diagram




Figure 6 SCU block diagram

6.3 Electrical characteristics SCU

6.3.1 Clock control

Table 9 Electrical characteristics

$V_S = 5.5\text{ V to }29\text{ V}$, $T_J = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
SYS0CLK frequency	f_{SYS0CLK}	39.4	40	40.6	MHz	To be ensured by user configuration	PRQ-2471
Filter clock frequency	f_{FILTCLK}	1.9	2	2.1	MHz	^{1) 2)} To be ensured by user configuration	PRQ-3103

1) Not subject to production test - specified by design

2) It has to be ensured that the frequency resulting from combined configuration of SYS0CLK and relevant 1/N clock divider lies within the specified range

6.3.2 Clock sources

Table 10 **Electrical characteristics**

$V_S = 5.5\text{ V}$ to 29 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Clock source 0 frequency	f_{CLKSRC0}	39.4	40	40.6	MHz	$T_J \leq 150^\circ\text{C}$	PRQ-2828
Master clock frequency	f_{MCLK}	17	20	23	MHz	¹⁾	PRQ-482
Reference clock frequency	f_{REFCLK}	85	100	115	kHz	¹⁾	PRQ-3132

¹⁾ Not subject to production test - specified by design

7 Microcontroller subsystem (MCU)

7.1 Features overview

The Microcontroller subsystem (MCU) consists of a CPU, a memory system, an interrupt system, a debug infrastructure and a system timer.

The MCU provides following features:

- Arm® Cortex®-M23 core with Thumb® and Thumb®-2 instruction set
- Memory system
 - Non-volatile memory (Flash)
 - Volatile data memory (SRAM)
 - Memory access protection
 - Built-in error correction
- Read-only memory (BootROM) providing different functionalities
 - Startup procedure
 - Bootstrap loader (BSL)
 - Flash utilities (API)
- Debug Access Port (DAP) accessible via Serial Wire Debug (SWD)
 - Halt After Reset (HAR) support
 - Four hardware breakpoints
 - Two data watchpoints
 - System memory access
 - Can be disabled for IP protection
- Nested vectored interrupt controller (NVIC)
 - 8 external interrupt inputs
 - Programmable interrupt priority levels
 - Dynamic re-prioritization
- System timer (SYSTICK) with interrupt capability

7.2 Block diagram




Figure 7 MCU block diagram

7.3 Electrical characteristics NVM

Table 11 Electrical characteristics

$V_S = 5.5\text{ V to }29\text{ V}$, $T_J = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified) ¹⁾. Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
BROM size	n_{BROM}	8	–	–	kB	–	PRQ-140
SRAM size	n_{SRAM}	3	–	–	kB	–	PRQ-137
Flash size	n_{FLASH}	38	–	–	kB	–	PRQ-3166
1000TP size	$n_{1000\text{TP}}$	576	–	–	Byte	–	PRQ-141
Write time per page	t_{WR}	–	3	3.5	ms	Page size: 64 bytes	PRQ-2811
Erase time per sector/ page	t_{ER}	4	4.5	–	ms	Sector size: 2 kB	PRQ-2813
Endurance normal	N_{ER}	1000	–	–	cycles	–	PRQ-147
Data retention for normal endurance	t_{RET}	20	50	–	years	–	PRQ-646

1) Not subject to production test - specified by design

8 General purpose input/output (GPIO)

8.1 Features overview

The device provides four general purpose input/output pins GPIO0, GPIO1, GPIO3 and GPIO4. The GPIOs can be used as

- Open drain or weak push-pull digital input/output for signaling
- Wake-up source from sleep mode (only available on GPIO0 and GPIO3)
- Analog input connected to the internal ADC multiplexer for external voltage measurements, for example external NTC/PTC measurements
- GPIO0 or GPIO1 as digital output connected to internal PWM Engine to drive external circuitry
- GPIO0 and GPIO1 as respectively digital input connected to UART_RX and digital output connected to UART_TX
- GPIO3 and GPIO4 as configurable digital input/output connected to UART2_RX and UART2_TX

The GPIO pins integrate an internal pull-up and pull-down function, where the pull-down current is defined by I_{IO_PD} and the pull-up current is defined by I_{IO_PU} .

The pull-down or pull-up current can be activated when the pin is configured as a digital input pin and is disabled if the pin is used as an analog input pin.

8.2 Electrical characteristics GPIO

Table 12 Electrical characteristics

$V_S = 5.5\text{ V to }29\text{ V}$, $T_J = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P- Number
		Min.	Typ.	Max.			
General purpose input / output							
IO low voltage	V_{IO_L}	0	–	0.8	V	–	PRQ-853
IO high voltage	V_{IO_H}	2.0	–	–	V	–	PRQ-854
Digital input voltage range	V_{DIN}	0	–	5	V	–	PRQ-881
Input pull-down current	I_{IO_PD}	3	10	25	μA	$V_{IO} = 5\text{ V}$; configured as digital input with pull-down enabled	PRQ-856
Input pull-up current	I_{IO_PU}	-25	-10	-3	μA	$V_{IO} = 0\text{ V}$; configured as digital input with pull-up enabled	PRQ-3178
Input leakage current	I_{IL}	-1	–	1	μA	$V_{IO} = 4\text{ V}$; configured as analog input	PRQ-857
Input leakage current	I_{IL}	–	–	3	μA	$V_{IO} = 4.7\text{ V}$; configured as analog input, weak push-pull disabled	PRQ-3204
Input leakage current	I_{IL}	–	–	2	μA	$V_{IO} = 5\text{ V}$; configured as analog input, weak push-pull enabled	PRQ-3205

(table continues...)

Table 12 (continued) Electrical characteristics

$V_S = 5.5 \text{ V}$ to 29 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Output impedance pull-down	R_{IO_PD}	–	–	200	Ω	$V_{IO} = 0.4 \text{ V}$; configured as digital output low, open drain	PRQ-1131
Output impedance pull-up	R_{IO_PU}	–	–	5.2	$k\Omega$	$V_{IO} = 4.6 \text{ V}$; configured as digital output high, weak push-pull	PRQ-3189
Output impedance pull-down	R_{IO_PD}	–	–	5.2	$k\Omega$	$V_{IO} = 0.4 \text{ V}$; configured as digital output low, weak push-pull	PRQ-3183
Filter time for GPIO wake-up	t_{WK_IO}	4	–	32	μs	¹⁾ Filter time can be adjusted via register	PRQ-928

1) Not subject to production test - specified by design

9 Measurement unit

9.1 Features overview

Measurement unit includes:

- 11-bit ADC with 12 inputs allowing measurement of LED forward voltage
- Four inputs for GPIO voltage measurement
- 11-bit digital temperature sensor (DTS) for monitoring the chip temperature
- 11-bit supply monitoring

9.2 Electrical characteristics Measurement unit

Table 13 Electrical characteristics

$V_S = V_{S(OP)}$, $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^{\circ}\text{C}$ ^{1) 2)}

Parameter	Symbol	Values			Unit	Note or condition	P- Number
		Min.	Typ.	Max.			
ADC							
Conversion resolution	n_{VRES}	11	–	–	Bit	12-bit with oversampling feature enabled	PRQ-900
Differential nonlinearity error	DNL	-1	–	2.5	LSB	–	PRQ-902
Integral nonlinearity	INL	-4	–	4	LSB	–	PRQ-903
Offset	ADC_{offset}	-7	–	7	LSB	–	PRQ-904
Gain error	ADC_{gain}	-1.5	–	1.5	%	–	PRQ-905
Sampling rate	f_{S}	250	–	–	kS/s	³⁾ Default STC, oversampling disabled	PRQ-3207
DTS							
DTS absolute accuracy	$A_{\text{DTS_abs}}$	-10	–	+10	K	–	PRQ-913

1) ADC results compensated by gain and offset values of config. sector

2) For DTS refer to PRQ-913

3) Not subject to production test - specified by design

10 Power stage

10.1 Features overview

The Power stage provides following features:

- Twelve open-drain linear current sink output power stages
- Twelve individually configurable start and stop PWM compare registers to configure the duty cycle and phase shift
- One master PWM frequency f_{PWM}
- Output current individually configurable for each channel
- Parallel output operation
- Integrated thermal overload protection
- Integrated short to ground detection




Figure 8 Output stage timing definition

10.2 Electrical characteristics Power stage

Table 14 Electrical characteristics

$V_S = 5.5 \text{ V to } 29 \text{ V}$, $T_J = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P- Number
		Min.	Typ.	Max.			
Leakage currents							
Output leakage current	$I_{\text{OUT-LEAK}_{85}}$	–	–	3	μA	$T_J \leq 85^{\circ}\text{C}$	PRQ-365
Output leakage current	$I_{\text{OUT-LEAK}}$	–	–	7	μA	$T_J \leq 150^{\circ}\text{C}$	PRQ-366
Pull-up resistor at OUTn	R_{PU}	13.5	20	33	kΩ	Active mode; ($V_{\text{SL}} - V_{\text{OUT}}$) = 1.5 V Enabled via register	PRQ-3196
Pull-up resistor at OUTn	$R_{\text{PU_SLEEP}}$	44	63	-	kΩ	Sleep mode; ($V_{\text{SL}} - V_{\text{OUT}}$) = 1.5 V	PRQ-3197

(table continues...)

Table 14 (continued) Electrical characteristics

$V_S = 5.5 \text{ V}$ to 29 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			

Output current accuracy and drop-out voltage

Output current accuracy	$A_{I_{OUT_25}}$	-5	–	5	%	$T_J \geq 25^\circ\text{C}$; full scale range, where $5.0 \text{ mA} \leq I_{OUT} \leq 64.0625 \text{ mA}$	PRQ-367
Output current accuracy	$A_{I_{OUT}}$	-10	–	10	%	$-40^\circ\text{C} \leq T_J < 150^\circ\text{C}$; full scale range, where $5.0 \text{ mA} \leq I_{OUT} \leq 64.0625 \text{ mA}$	PRQ-369
Output current channel matching	I_{OUTn}, I_{OUTn+1}	-5	–	5	%	$(I_{OUTn} - I_{average})/I_{average}$, full scale range, where $5.0 \text{ mA} \leq I_{OUT} \leq 64.0625 \text{ mA}$	PRQ-372
Drop out voltage - all channels active	$V_{DR,all}$	1.1	–	–	V	$T_J \leq 150^\circ\text{C}$, all channels active, $I_{OUT} \geq 90\%$ of 64.0625 mA	PRQ-376
Drop out voltage - all channels active - low current	$V_{DR,low,all}$	0.58	–	–	V	$T_J \leq 150^\circ\text{C}$, all channels active, $I_{OUT} \geq 90\%$ of 35 mA	PRQ-3208

PWM engine

Number of PWM channels	n_{PWM_CH}	12	–	–	–	¹⁾	PRQ-3172
PWM clock prescaler	n_{PWM_PS}	1	1	64	–	¹⁾ Integer value	PRQ-2796
PWM resolution	n_{PWM}	16	–	–	Bit	¹⁾	PRQ-381
PWM frequency	f_{PWM}	–	–	2500	Hz	¹⁾	PRQ-2979
PWM frequency drift	f_{DRIFT}	-1	–	1	%	¹⁾ $-20^\circ\text{C} \leq T_J < 125^\circ\text{C}$	PRQ-382

PWM output timing

PWM turn on time (fast)	t_{ONfast}	–	300	900	ns	Fast switching mode; $I_{OUT} = 90\%$ of 30.0 mA ; see Figure 8	PRQ-385
PWM turn off time (fast)	$t_{OFFfast}$	–	300	900	ns	Fast switching mode; $I_{OUT} = 10\%$ of 30.0 mA ; see Figure 8	PRQ-393

(table continues...)

Table 14 (continued) Electrical characteristics

$V_S = 5.5 \text{ V}$ to 29 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
PWM turn on time (normal)	t_{ONnormal}	15	20	25	μs	Normal switching mode, $I_{\text{OUT}} = 90\%$ of 64.0625 mA; see Figure 8	PRQ-387
PWM turn off time (normal)	$t_{\text{OFFnormal}}$	15	20	25	μs	Normal switching mode; $I_{\text{OUT}} = 10\%$ of 64.0625 mA; see Figure 8	PRQ-395
Current rise slew rate (normal)	dI/dt_{ON}	1.8	2.6	3.34	$\text{mA}/\mu\text{s}$	Normal switching mode, I_{OUT} rising from 10% to 90% of 64.0625 mA; see Figure 8	PRQ-389
Current falling slew rate (normal)	dI/dt_{OFF}	-3.34	-2.6	-1.8	$\text{mA}/\mu\text{s}$	I_{OUT} falling from 90% to 10% of 64.0625 mA; see Figure 8	PRQ-391

Protection

Thermal shutdown temperature	$T_{\text{J_SD_LCS}}$	165	175	200	$^\circ\text{C}$	¹⁾	PRQ-399
Thermal shutdown hysteresis	$\Delta T_{\text{J_SD_LCS}}$	5	10	15	K	¹⁾	PRQ-400

¹⁾ Not subject to production test - specified by design

11 UART

11.1 Features overview

UART module provides the following features:

- Full-duplex asynchronous modes
 - 8-bit data frames, LSB first
 - Fixed or variable baud rate
- Receive buffered (1 byte)
- Interrupt generation on the completion of a data transmission or reception
- Baud rate generator with fractional divider for generating a wide range of baud rates, such as 9.6 kbit/s, 19.2 kbit/s, 115.2 kbit/s
- LIN support: hardware logic for break and sync byte detection
- LIN support: connected to timer channel for synchronization to LIN baud rate (autobaud)
- Possibility to expose the module to GPIO0 and GPIO1
- Second UART module (UART2) available on GPIO3 and GPIO4

The following figure shows the standard UART byte field consisting of a start bit, eight data bits and one stop bit. This structure is the basis for data transfer between communication partners. The LSB of the data is transmitted first and the MSB last. The start bit is encoded as a low and the stop bit is encoded as a high bit.




Figure 9 UART byte field

11.2 Electrical characteristics UART

Table 15 Electrical characteristics

$V_S = 5.5\text{ V to }18\text{ V}$, $T_J = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
UART baud rate over GPIOs	nBAUD	–	–	300	kbit/s	¹⁾ GPIOs configured as weak push-pull, $C_{IO} \leq 150\text{ pF}$	PRQ-3206

1) Not subject to production test - specified by design

12 LIN transceiver

12.1 Features overview

The LIN module is a transceiver for the local interconnect network (LIN) compliant with the LIN2.2 standard, backward compatible to LIN1.3, LIN2.0 and LIN2.1. It operates as a bus driver between the protocol controller and the physical network. The LIN bus is a single wire, bi-directional bus typically used for in-vehicle networks, using baud rates between 2.4 kbit/s and 20 kbit/s. Additionally baud rates up to 115 kbit/s are implemented to support BSL feature.

The LIN module offers several different operation modes, including a LIN sleep mode and the LIN normal mode. The integrated slope control allows to use several data transmission rates with optimized EMC performance. For data transfer at the end of line, a flash mode up to 115 kbit/s is implemented.

The device implements an LIN transceiver according to ISO 17987-4 and SAE J2602-2.

General functional features

- Compliant to LIN2.2 standard, backward compatible to LIN2.1, LIN2.0 and LIN1.3
- Compliant to SAE J2602 (slew rate, receiver hysteresis)

Special features

- Measurement of LIN master baud rate via Timer2
- LIN can be used as generic input/output pin with dedicated register bitfield
- TxD timeout feature (optional, on by default)
- Overcurrent limitation and overtemperature protection
- LIN module fully resettable via global enable bit

Operation modes features

- LIN sleep mode (LSLM)
- LIN receive-only mode (LROM)
- LIN normal mode (LNM)
- High voltage input/output mode (LHVIO)
- Auto-addressing SNPD and NAD via bus shunt method (BSM)

Slope modes features

- Normal slope mode (20 kbit/s)
- Flash mode (115.2 kbit/s)

Wake-up features

- LIN bus wake-up. The wake-up happens on the falling edge of the LIN signal to allow wake-up and decoding of the same frame. It is possible to set the wake-up to occur at the next rising edge via register. It is also possible to enter the sleep mode with LIN dominant (caused by LIN shorted to GND, for example).

12.2 Block diagram




Figure 10 LIN basic principle diagram

12.3 Electrical characteristics LIN transceiver

Table 16 Electrical characteristics

$V_S = 5.5\text{ V to }18\text{ V}$, $T_J = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values reference conditions: $V_S = 13.5\text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P- Number
		Min.	Typ.	Max.			
Bus receiver interface							
Receiver threshold voltage, recessive to dominant edge	V_{th_dom}	$0.4 \times V_S$	$0.45 \times V_S$	$0.53 \times V_S$	V	SAE J2602	PRQ-644
Receiver dominant state	V_{BUS_DOM}	-27	–	$0.4 \times V_S$	V	ISO 17987-4 (Param 17)	PRQ-645
Receiver threshold voltage, dominant to recessive edge	V_{th_rec}	$0.47 \times V_S$	$0.55 \times V_S$	$0.6 \times V_S$	V	SAE J2602	PRQ-651
Receiver recessive state	V_{BUS_REC}	$0.6 \times V_S$	–	$1.15 \times V_S$	V	¹⁾ ISO 17987-4 (Param 18)	PRQ-652

(table continues...)

Table 16 (continued) Electrical characteristics

$V_S = 5.5 \text{ V}$ to 18 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Receiver center voltage	$V_{\text{BUS_CNT}}$	$0.475 \times V_S$	$0.5 \times V_S$	$0.525 \times V_S$	V	²⁾ ISO 17987-4 (Param 19)	PRQ-653
Receiver hysteresis	ΔV_{HYS}	$0.07 \times V_S$	$0.12 \times V_S$	$0.175 \times V_S$	V	³⁾ ISO 17987-4 (Param 20)	PRQ-654
Wake-up threshold voltage	$V_{\text{BUS_WK}}$	$0.4 \times V_S$	$0.5 \times V_S$	$0.6 \times V_S$	V	–	PRQ-655

Bus transmitter interface

Bus recessive output voltage	$V_{\text{BUS_RO}}$	$0.8 \times V_S$	–	V_S	V	$V_{\text{TXD}} = \text{high level}$	PRQ-657
Bus dominant output voltage	$V_{\text{BUS_DO}}$	–	–	2.1	V	$V_{\text{TXD}} = \text{low level};$ $R_{\text{BUS}} = 500 \Omega;$ $10 \text{ V} < V_S \leq 18 \text{ V}$	PRQ-3095
Bus dominant output voltage low supply	$V_{\text{BUS_DO}}$	–	–	$0.2 \times V_S$	V	$V_{\text{TXD}} = \text{low level};$ $R_{\text{BUS}} = 500 \Omega;$ $7.3 \text{ V} \leq V_S \leq 10 \text{ V}$	PRQ-3094
Bus dominant output voltage deep supply	$V_{\text{BUS_DO}}$	–	–	1.5	V	$V_{\text{TXD}} = \text{low level};$ $R_{\text{BUS}} = 500 \Omega;$ $5.5 \text{ V} < V_S \leq 7.3 \text{ V}$	PRQ-3096
Bus short circuit current	$I_{\text{BUS_LIM}}$	40	130	190	mA	Current limitation for driver dominant state; $V_{\text{BUS}} \leq 18 \text{ V};$ ISO 17987-4 (Param 12)	PRQ-658
Leakage current loss of ground	$I_{\text{BUS_NO_GND}}$	-1	-0.5	1	mA	$V_S = V_{\text{GNDL}} = 12 \text{ V};$ $0 \text{ V} < V_{\text{BUS}} < 18 \text{ V};$ ISO 17987-4 (Param 15)	PRQ-659
Leakage current loss of battery	$I_{\text{BUS_NO_BAT}}$	–	10	20	μA	$V_S = 0 \text{ V};$ $0 \text{ V} < V_{\text{BUS}} < 18 \text{ V};$ ISO 17987-4 (Param 16)	PRQ-660
Leakage current driver off and bus dominant	$I_{\text{BUS_PAS_dom}}$	-1	–	–	mA	$V_S = 18 \text{ V};$ $V_{\text{BUS}} = 0 \text{ V};$ ISO 17987-4 (Param 13)	PRQ-661
Leakage current driver off and bus recessive	$I_{\text{BUS_PAS_rec}}$	–	–	20	μA	$V_S = 8 \text{ V};$ $V_{\text{BUS}} = 18 \text{ V};$ LIN 2.2 / ISO 17987-4 (Param 14)	PRQ-662
Bus pull-up resistance	R_{SLAVE}	27.66	33	40	k Ω	ISO 17987-4 (Param 26)	PRQ-663

(table continues...)

Table 16 (continued) Electrical characteristics

$V_S = 5.5 \text{ V to } 18 \text{ V}$, $T_J = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Bus Pull-up current in sleep mode	$I_{\text{SLEEP_LIN_S2G}}$	-50	-30	-10	μA	Sleep mode, enabled via register $V_S = 7.3 \text{ V to } 18 \text{ V}$ $V_{\text{BUS}} = 0 \text{ V}$	PRQ-3173

Auto-addressing specifications

Functional range while LIN auto-addressing	V_{S_AA}	9	–	15	V	⁴⁾	PRQ-3176
Temperature range while auto-addressing	$T_{\text{AMB_AA}}$	0	–	50	$^\circ\text{C}$	⁴⁾	PRQ-3175
Pull-up current source	I_{SNPD}	–	–	4.0	mA	Configurable via register $V_S = V_{S_AA}$	PRQ-797
PRE-selection bus pull-up current	$I_{\text{PU_AA_PRE}}$	-0.54	–	-0.36	mA	$V_{\text{BUS}} = V_{\text{BUS_AA}}$, $V_S \geq V_{\text{BUS}} + 6 \text{ V}$, to be ensured by user configuration	PRQ-3194
Selection bus pull-up current	$I_{\text{PU_AA_SEL}}$	-2.26	–	-1.84	mA	$V_{\text{BUS}} = V_{\text{BUS_AA}}$, $V_S \geq V_{\text{BUS}} + 6 \text{ V}$, to be ensured by user configuration	PRQ-3195
Shunt resistor	R_{SHUNT}	0.5	0.8	1.2	Ω	–	PRQ-799
Bus voltage range	$V_{\text{BUS_AA}}$	0	–	2.5	V	⁴⁾ Bus dominant voltage while auto-addressing	PRQ-3174

Timing

TXD dominant time out	$t_{\text{TXD_LIN_TO}}$	7.8	8	8.2	ms	$V_{\text{TXD}} = 0 \text{ V}$; filter clock output frequency = 2 MHz	PRQ-685
Dominant time for bus wake-up	$t_{\text{WK_BUS}}$	30	–	150	μs	⁴⁾ Including analog and digital filter time. Digital filter time can be adjusted via register	PRQ-656
Dominant analog filter time for bus wake-up	$t_{\text{WK_BUS_filter}}$	3	–	15	μs	⁴⁾ Analog filter time of transceiver. An additional digital filter is required to achieve the required wake-up time	PRQ-131

AC Characteristics

Propagation delay bus dominant to RxD LOW	$t_{\text{d(L)_R}}$	1	–	6	μs	⁴⁾ $C_L = 20 \text{ pF}$; ISO 17987-4 (Param 31)	PRQ-664
---	---------------------	---	---	---	---------------	--	---------

(table continues...)

Table 16 (continued) Electrical characteristics

$V_S = 5.5 \text{ V}$ to 18 V , $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Propagation delay bus recessive to RxD HIGH	$t_{d(H)_R}$	1	–	6	μs	⁴⁾ $C_L = 20 \text{ pF}$; ISO 17987-4 (Param 31)	PRQ-665
Receiver propagation delay symmetry	t_{sym_R}	-2	–	2	μs	⁴⁾ $t_{\text{sym}_R} = t_{d(H)_R} - t_{d(L)_R}$; ISO 17987-4 (Param 32)	PRQ-666

AC Characteristics - Low battery supply

Low ECU battery voltage input	$V_{\text{battECU_low}}$	6.5	–	8	V	^{4) 5)}	PRQ-2973
Low IC battery voltage input	$V_{\text{battIC_low}}$	5.5	–	7	V	⁴⁾	PRQ-2974
Duty cycle D1 at low battery supply	n_{D1_low}	0.396	–	–	–	⁶⁾ Duty cycle 1 at low battery supply. $TH_{\text{Rec(max)}} = 0.665 \times V_S$; $TH_{\text{Dom(max)}} = 0.499 \times V_S$; $V_S = 5.5 \text{ V}$ to 7 V ; $t_{\text{bit}} = 50 \mu\text{s}$; $n_{D1_low} = t_{\text{bus_rec(min)}} / (2 \times t_{\text{bit}})$; ISO 17987-4 (Param 88)	PRQ-2975
Duty cycle D2 at low battery supply	n_{D2_low}	–	–	0.581	–	⁶⁾ Duty cycle 2 at low battery supply. $TH_{\text{Rec(min)}} = 0.496 \times V_S$; $TH_{\text{Dom(min)}} = 0.361 \times V_S$; $V_S = 6.1 \text{ V}$ to 7.6 V ; $t_{\text{bit}} = 50 \mu\text{s}$; $n_{D2_low} = t_{\text{bus_rec(max)}} / (2 \times t_{\text{bit}})$; ISO 17987-4 (Param 89)	PRQ-2976
Duty cycle D3 at low battery supply	n_{D3_low}	0.417	–	–	–	⁶⁾ Duty cycle 3 at low battery supply. $TH_{\text{Rec(max)}} = 0.665 \times V_S$; $TH_{\text{Dom(max)}} = 0.499 \times V_S$; $V_S = 5.5 \text{ V}$ to 7 V ; $t_{\text{bit}} = 96 \mu\text{s}$; $n_{D3_low} = t_{\text{bus_rec(min)}} / (2 \times t_{\text{bit}})$; ISO 17987-4 (Param 90)	PRQ-2977

(table continues...)

Table 16 (continued) Electrical characteristics

$V_S = 5.5 \text{ V to } 18 \text{ V}$, $T_J = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in [Chapter 2](#) (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Duty cycle D4 at low battery supply	n_{D4_low}	–	–	0.590	–	⁶⁾ Duty cycle 4 at low battery supply. $TH_{Rec(min)} = 0.496 \times V_S$; $TH_{Dom(min)} = 0.361 \times V_S$; $V_S = 6.1 \text{ V to } 7.6 \text{ V}$; $t_{bit} = 96 \mu\text{s}$; $n_{D4_low} = t_{bus_rec(max)} / (2 \times t_{bit})$; ISO 17987-4 (Param 91)	PRQ-2978

AC Characteristics - Transceiver normal slope mode

Duty cycle D1 normal slope mode (for worst case at 20 kbit/s)	n_{D1}	0.396	–	–	–	⁶⁾ Duty cycle 1. $TH_{Rec(max)} = 0.744 \times V_S$; $TH_{Dom(max)} = 0.581 \times V_S$; $V_S = 7 \text{ V to } 18 \text{ V}$; $t_{bit} = 50 \mu\text{s}$; $n_{D1} = t_{bus_rec(min)} / (2 \times t_{bit})$; ISO 17987-4 (Param 27)	PRQ-667
Duty cycle D2 normal slope mode (for worst case at 20 kbit/s)	n_{D2}	–	–	0.581	–	⁶⁾ Duty cycle 2. $TH_{Rec(min)} = 0.422 \times V_S$; $TH_{Dom(min)} = 0.284 \times V_S$; $V_S = 7.6 \text{ V to } 18 \text{ V}$; $t_{bit} = 50 \mu\text{s}$; $n_{D2} = t_{bus_rec(max)} / (2 \times t_{bit})$; ISO 17987-4 (Param 28)	PRQ-668
Duty cycle D3 normal slope mode (for worst case at 10.4 kbit/s)	n_{D3}	0.417	–	–	–	⁶⁾ Duty cycle 3. $TH_{Rec(max)} = 0.778 \times V_S$; $TH_{Dom(max)} = 0.616 \times V_S$; $V_S = 7 \text{ V to } 18 \text{ V}$; $t_{bit} = 96 \mu\text{s}$; $n_{D3} = t_{bus_rec(min)} / (2 \times t_{bit})$; ISO 17987-4 (Param 29)	PRQ-672

(table continues...)

Table 16 (continued) Electrical characteristics

$V_S = 5.5 \text{ V to } 18 \text{ V}$, $T_J = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values reference conditions: $V_S = 13.5 \text{ V}$, $T_J = 25^\circ\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Duty cycle D4 normal slope mode (for worst case at 10.4 kbit/s)	n_{D4}	–	–	0.590	–	⁶⁾ Duty cycle 4. $TH_{\text{Rec}(\text{min})} = 0.389 \times V_S$; $TH_{\text{Dom}(\text{min})} = 0.251 \times V_S$; $V_S = 7.6 \text{ V to } 18 \text{ V}$; $t_{\text{bit}} = 96 \mu\text{s}$; $n_{D4} = t_{\text{bus_rec}(\text{max})} / (2 \times t_{\text{bit}})$; ISO 17987-4 (Param 30)	PRQ-673

AC Characteristics - Flash mode

Duty cycle D7 (for worst case at 115 kbit/s)	n_{D7}	0.356	–	0.5	–	Duty cycle 7. Flash Mode selected; $TH_{\text{Rec}(\text{max})} = 0.6 \times V_S$; $TH_{\text{Dom}(\text{max})} = 0.4 \times V_S$; $T_J = 25^\circ\text{C}$; $t_{\text{bit}} = 8.7 \mu\text{s}$; $V_S = 13.5 \text{ V}$; $n_{D7} = t_{\text{bus_rec}(\text{min})} / (2 \times t_{\text{bit}})$; Load 1 ($C_{\text{BUS}} / R_{\text{BUS}}$) = 200 pF / 500 Ω	PRQ-682
LIN input capacitance	C_{BUS}	–	20	35	pF	⁴⁾	PRQ-684

Protection

Thermal shutdown temperature	$T_{J_SD_LIN}$	165	175	200	$^\circ\text{C}$	⁴⁾	PRQ-686
Thermal shutdown hysteresis	$\Delta T_{J_SD_LIN}$	5	10	15	K	⁴⁾	PRQ-687

- 1) Maximum limit not subject to production test - specified by design
 2) $V_{\text{BUS_CNT}} = (V_{\text{th_dom}} + V_{\text{th_rec}}) / 2$
 3) $V_{\text{HYS}} = V_{\text{th_rec}} - V_{\text{th_dom}}$
 4) Not subject to production test - specified by design
 5) V_{battECU} is measured at the ECU input power pins. All voltages are referenced to the local ECU ground
 6) Bus load concerning LIN Spec 2.2 (C_{BUS} ; R_{BUS}):
 Load 1 = 1 nF; 1 k Ω
 Load 2 = 6.8 nF; 660 Ω
 Load 3 = 10 nF; 500 Ω

Note: The voltages and currents listed in above table apply to both $V_{\text{BUS_M}}$, $V_{\text{BUS_S}}$ and $I_{\text{BUS_M}}$, $I_{\text{BUS_S}}$ as shown in Chapter 2.

13 Timer2

13.1 Features overview

The Timer2 provides the following features:

- One channel 16-bit capture mode

The timer module supports LIN autobaud detection by using pin LIN_M as an input for edge detection.

Operating conditions addressed by channel capture mode are as following:

- Count up only
- Start counting from 0000_{16} , overflow at $FFFF_{16}$
- Reload event triggered by overflow condition
- Reload value fixed at 0000_{16}
- Capture event triggered by falling/rising edge at input pin LIN_M
- Captured timer value stored in register
- Interrupt is generated with reload or capture event

14 Application Information




Figure 11 Application diagram

Figure 13 PG-TSDSO-24 package pads and stencil

Rev. 1.00
2026-09-17

Revision history

Document version	Date of release	Description of changes
Rev. 1.00	2026-09-17	<ul style="list-style-type: none">Initial document release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-09-17

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2026 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IFX-pye1788343696847

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.