

英飞凌32 位

微控制器

TC33x/TC32x

32 位单片机

AA版

32 位单片机

数据手册

V 1.1, 2021-03

微控制器

Edition 2021-03
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2021 Infineon Technologies AG

All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com)

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

本数据手册的原文使用英文撰写。为方便起见，英飞凌提供了译文；由于翻译过程中可能使用了自动化工具，英飞凌不保证译文的准确性。为确认准确性请务必访问infineon.com 参考最新的英文版本（控制文档）。

Revision History

Page or Item	Subjects (major changes since previous revision)
V 0.4, 2019-01	
	The history is documented in the last chapter
V 0.6, 2019-06	
	The history is documented in the last chapter
V 0.7, 2020-05	
	The history is documented in the last chapter
V 1.0, 2020-10	
	The history is documented in the last chapter
V 1.1, 2021-03	
	The history is documented in the last chapter

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOST™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EconoPACK™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOST™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

商标最新更新日期 2011-11-11

目录

1	特性概要.....	6
2	TC33x/TC32x 引脚定义及功能:	10
2.1	LFBGA-292 封装 TC33x/TC32x 的变体引脚配置 (用于特性封装 LP)	16
2.2	LFBGA-180 封装 TC33x/TC32x 的变体引脚配置 (用于特性封装 L 和 LP)	76
2.3	TQFP-144 封装 TC33x/TC32x 的变体引脚配置 (用于特性封装 L 和 LP)	130
2.4	TQFP-100 封装 TC33x/TC32x 的变体引脚配置 (用于特性封装 L 和 LP)	182
2.5	TQFP-80 封装 TC33x/TC32x 的变体引脚配置 (用于特性封装 L 和 LP)	217
2.6	特性封装 L 和 LP 焊盘框架中的焊盘顺序.....	245
2.7	图例.....	256
3	电气规格.....	258
3.1	参数解释.....	258
3.2	绝对最大额定值.....	259
3.3	过载下的引脚可靠性.....	260
3.4	工作条件.....	262
3.5	5 V / 3.3 V 可切换焊盘	265
3.6	VADC 参数.....	278
3.7	MHz 振荡器.....	282
3.8	备用时钟.....	284
3.9	温度传感器.....	285
3.10	电源电流.....	286
3.10.1	计算 1.25 V 电流消耗	291
3.11	电源基础结构和电源启动.....	291
3.11.1	供电上升和下降行为.....	292
3.11.1.1	单电源模式 (a)	292
3.11.1.2	单电源模式 (e)	295
3.11.1.3	外部供电模式 (d)	297
3.11.1.4	外部供电模式 (h)	299
3.12	复位时序.....	301
3.13	EVR	304
3.14	系统锁相环 (SYS_PLL)	313
3.15	外设锁相环 (PER_PLL)	314
3.16	AC规格	315
3.17	JTAG参数.....	316
3.18	DAP 参数.....	318
3.19	ASCLIN SPI 主时序	320
3.20	QSPI 时序、主模式和从模式.....	322
3.21	E-Ray 参数	326
3.22	FSP 参数	328
3.23	Flash 目标参数.....	329
3.24	质量声明.....	334
3.25	封装外形.....	336
3.25.1	封装参数.....	338
4	修订记录.....	340
4.1	从0.4版本到0.6版本的变更	340
4.2	从0.6版本到 0.7 版本的变更	342
4.3	从0.7版本到1.0版本的变更	346
4.4	从1.0版本到1.1版本的变更	347

1 特性概要

TC33x/TC32x产品系列具有以下特性：

- 具有一个CPU核心的高性能微控制器
- 1个 32 位超标量 TriCore CPU (TC1.6.2P)，具有以下特性：
 - 卓越的实时性能
 - 强大的位处理能力
 - 完全集成的 DSP 功能
 - 乘法累加单元能够实现每个周期2次MAC运算
 - 全流水线浮点单元(FPU)
 - 全温度范围内运行速度高达 300 MHz
 - 最高达 192 KB 的数据暂存 RAM (DSPR)
 - 最高达 8 KB 的指令暂存 RAM (PSPR)
 - 高达 8 KB 的数据 RAM (DLMU)
 - 32 KB 指令高速缓存 (ICACHE)
 - 16 KB 数据缓存 (DCACHE)
- 1个 TC1.6.2P 的锁步影子核心
- 多个片上存储器
 - 所有嵌入式 NVM 和 SRAM 均受到 ECC 保护
 - 高达 2 MB 的闪存式程序存储器 (PFLASH)
 - 高达 128 KB 数据闪存式存储器 (DFLASH 0) 可用于 EEPROM 仿真
 - 引导只读存储器 (BROM)
- 具有安全数据传输的 64 通道 DMA 控制器
- 先进的中断系统 (ECC保护)
- 高性能片上总线结构
 - 可提供总线主控器、CPU 和内存之间快速并行访问的64 位交叉互连总线 (SRI)
 - 用于片上外设和功能单元的 32 位系统外设总线 (SPB)
 - SRI 至 SPB 总线桥 (SFI 桥)
- 某些型号可选配硬件安全模块 (HSM)
- 处理安全监测警报的安全管理单元 (SMU)
- 具有 ECC、内存初始化和 MBIST 功能 (MTU) 的内存测试单元
- 用于检查数字 I/O 的硬件 I/O 监视器 (IOM)
- 多功能片上外设单元
 - 12 个异步/同步串行通道 (ASCLIN)，支持硬件 LIN (V1.3、V2.0、V2.1 和 J2602)，速率高达 50 MBaud
 - 4 个队列 SPI 接口通道 (QSPI)，具有主从功能，速率高达 50 Mbit/s
 - 2 个 MCMCAN 模块，每个模块带有 4 个 CAN 节点，可通过 FIFO 缓冲实现高效数据处理
 - 6 个单边半字节传输 (SENT) 通道，用于连接传感器
 - 1 个 FlexRay™模块，带 2 个通道 (E-Ray)，支持 V2.1
 - 2 个通用定时器模块 (GTM)，提供一组强大的数字信号滤波和定时器功能，以实现自主和复杂的输入/输出管理
 - 1 个捕获/比较 6 模块 (两个内核：CCU60 和 CCU61)
 - 一个通用型 12 定时器单元 (GPT12)

- 多功能逐次逼近型 ADC (VADC)
 - 2 个独立 ADC 内核集群
 - 输入电压范围为 0 V 至 5.5V (ADC 电源)
- 数字可编程 I/O 端口
- 支持OCDS Level 1 片上调试 (CPU、DMA、片上总线)
- 多核调试、实时跟踪和校准
- 四/五线JTAG (IEEE 1149.1) 或 DAP (器件访问端口) 接口
- 电源管理系统和片上调节器
- 带有系统 PLL 和外设 PLL 的时钟生成单元
- 嵌入式电压稳压器
- 符合 AEC-Q100 的汽车应用要求 (仅适用于相应销售代码的交付发布后)
- ISO 26262 安全要素, 不依赖于上下文, 安全要求高达 ASIL D (仅适用于 IFX 发布的“安全包发布说明”中列出的销售代码)

订购信息

英飞凌微控制器的订购代码提供了特定产品的准确参考。此订购代码标识：

- 器件型号本身，即其功能集、温度范围和电源电压
- 封装和交付类型

表 1-1 平台特性概述

Feature		TC33x/TC32x
CPUs	Type	TC1.6.2
	Cores / Checker Cores	1 / 1
	Max. Freq.	300 MHz
Cache per CPU	Program	32 KB
	Data	16 KB
SRAM per CPU	PSPR	8 KB
	DSPR	192 KB
	DLMU	8 KB
Extension Memory	TCM	-
	XCM	-
	XTM	-
Program Flash	Size	2 MB
	Banks	1 x 2 MB
Data Flash	Size (single-ended)	128 KB (DF0) + 128 KB (DF1)
DMA	Channels	64
CONVCTRL	Modules	1
EVADC	Primary Groups/Channels	2 / 16
	Secondary Groups/Channels	2 / 28
	Fast Compare Channels	-
EDSADC	Channels	-
GTM	Cluster	2 @ 200MHz
	TIM (8 ch)	2
	TOM (16 ch)	2
	ATOM (8 ch)	1
	MCS (8 ch)	0
	CMU / ICM	1 / 1
	PSM	0
	TBU channels	3 (TBU0-2)
	SPE	2
	CMP / MON	1 / 1
	BRC / DPLL	1 / 0
	CDTM modules	2
	DTM modules	6 (4 on TOM, 2 on ATOM)

表 1-1 平台特性概述 (续)

Feature		TC33x/TC32x
Timer	GPT12	1
	CCU6 (2 kernels CCU60 / CCU61)	1
STM	Modules	1
FlexRay	Modules	1
	Channels	2
CAN	Modules	2
	Nodes	2 x 4
	of which support TT-CAN	-
QSPI	Modules	4
	HSIC Channels	2
ASCLIN	Modules	12
I2C	Interfaces	-
SENT	Channels	6
PSI5	Modules	-
PSI5-S	Modules	-
HSSL	Channels	-
MSC	Channels	-
EBU	External Bus	-
SDMMC	eMMC/SD Interface	-
FCE	Modules	1
Safety Support	SMU	yes
	IOM	yes
SPU	Modules	-
RIF	Modules	-
HSPDM	Modules	-
Security	HSM+	1
Debug	OCDS	yes
	MCDS	no
	miniMCDS	no
	miniMCDS TRAM	no
	MCDS light	no
	AGBT	no
Low Power Features	Standby RAM	1
	SCR	yes
Packages	Type	LFBGA-292 / LFBGA-180 / TQFP-144 / TQFP-100 / TQFP-80
I/O	Type	5 V CMOS / 3.3 V CMOS
T _{ambient}	Range	-40 ... +150°C

2 TC33x/TC32x 引脚定义及功能：

下图显示了不同封装变体的 TC33x/TC32x 逻辑符号：

- LFBGA-292 特性封装 LP (图 2-1)
- LFBGA-180 适用于 L 和 LP 特性封装 (图 2-2)
- TQFP-144 适用于特性封装 L 和 LP (图 2-3)
- TQFP-100 适用于特性封装 L 和 LP (图 2-4)
- TQFP-80 适用于特性封装 L 和 LP (图 2-5)

TC33x/TC32x 引脚定义及功能：

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20			
A	NC1	VEXT	P10.7	P10.6	P10.2	P10.3	P10.0	P11.11	P11.9	P11.2	P13.3	P13.1	P14.8	P14.5	P14.1	P15.6	P15.4	P15.1	VDDP3	VSS	A		
B	P02.0	VSS	VEXT	P10.8	P10.5	P10.4	P10.1	P11.12	P11.10	P11.3	P13.2	P13.0	P14.6	P14.3	P14.4	P14.0	P15.3	VDDP3	VSS	P15.0	B		
C	P02.2	P02.1																	P15.2	P20.14	C		
D	P02.4	P02.3	VSS	VFLEX	NC	NC	NC	P11.6	NC	P14.10	P14.9	P14.7	P15.8	P15.7	VDD	VSS			P20.12	P20.13	D		
E	P02.6	P02.5	NC	VSS	NC	P11.8	NC	NC	NC	NC	NC	P14.2	P15.5	VDD	VSS	P20.9			P20.10	P20.11	E		
F	P02.8	P02.7	NC	NC												ESR0	P20.6			P20.7	P20.8	F	
G	P00.0	P00.1	NC	NC					VDD	VSS	VSS	VSS	VSS	VDD			ESR1	PORST			P20.1	P20.3	G
H	P00.2	P00.3	NC	NC			VDD		VSS	VSS	VSS	VSS		VDD			P21.7 / TDO	P21.6 / TDI			P20.2	P20.0	H
J	P00.4	P00.5	P00.6	NC			VSS	VSS		VSS	VSS		VSS	VSS			TCK	P21.1			P21.3	P21.5	J
K	P00.7	P00.9	P00.8	P00.10			VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC			TMS	P21.0			P21.2	P21.4	K
L	P00.11	P00.12	NC	NC			VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			NC	NC			TRST	VSS	L
M	NC	NC	NC	NC			VSS	VSS		VSS	VSS		VSS	VSS			NC	NC			XTAL2	XTAL1	M
N	NC	NC	AN36 / P40.6	AN38 / P40.8			VDD		VSS	VSS	VSS	VSS		VDDO			NC	NC			VDD	VEXT	N
P	AN39 / P40.9	AN37 / P40.7	AN32 / P40.4	AN34			VDD	VSS	VSS	VSS	VSS	VSS	VDDO			P22.4	NC			P22.1	P22.0	P	
R	AN33 / P40.5	AN35	NC	NC												NC	NC			P22.3	P22.2	R	
T	NC	NC	NC	NC	AN15	AN12	AN6	AN4	AN0	VEVRS B	P34.2	NC	NC	NC	VSS	P23.5			NC	NC	T		
U	NC	NC	NC1	NC	AN14	AN9	AN7	AN3	AN1	P34.1	P34.3	NC	NC	NC	NC	VSS			P23.1	NC	U		
V	NC	NC																	VEXT	NC			V
W	NC	NC	NC	NC	NC	AN13	AN11	AN8	AN2	P33.0	P33.2	P33.4	P33.6	P33.8	P33.10	P33.12	VCAP1	P32.4	VSS	VEXT	W		
Y	NC1	NC	NC	VSSM	VDDM	VAREF 1	VAGND 1	AN10	AN5	P33.1	P33.3	P33.5	P33.7	P33.9	P33.11	NC	VCAP0	NC	NC	VSS	Y		
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20			

图 2-1 用于特性封装 LP 的 LFBGA-292 封装变体的 TC33x/TC32x 逻辑符号

TC33x/TC32x 引脚定义及功能：

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	NC	P10.3	P10.2	P11.12	P11.9	P11.2	P13.0	P13.2	P14.0	P15.3	P15.6	P15.1	P15.0	NC	A
B	P02.0	VSS	P10.1	P10.4	P11.10	P11.3	P13.1	P13.3	P14.5	P14.1	P15.4	P15.2	VSS	P20.14	B
C	P02.1	P02.2	VSS	NC	P11.11	P11.6	NC	NC	P14.6	P14.4	P14.3	VSS	P20.13	P20.10	C
D	P02.5	P02.4	P02.3	VSS	VFLEX	P11.8	P15.8	P15.7	P14.2	P15.5	VSS	P20.9	P20.12	P20.11	D
E	P02.6	P02.7	P02.8	P10.6	VSS					VSS	ESR1	P20.7	PORST	ESR0	E
F	P00.4	P00.3	P00.2	P10.5		VEXT	VDDP3	VEXT	VDD		P20.6	P20.8	P21.6 / TDI	P21.7 / TDO	F
G	P00.8	P00.7	P00.6	P00.0		VEXT	VSS	VSS	VDD		TMS	P20.3	P20.2	TCK	G
H	P00.12	P00.9	P00.5	P00.1		VDD	VSS	VSS	VEVRS B		P22.2	P21.0	P20.0	P21.5	H
J	AN36 / P40.6	AN37 / P40.7	AN38 / P40.8	AN39 / P40.9		VSS	VDD	VDDO	VEXT		P22.0	P22.3	P21.4	P21.3	J
K	AN32 / P40.4	AN33 / P40.5	AN34	AN35	VSS					VSS	NC	TRST	P21.2	VSS	K
L	NC	NC	NC	AN14	AN5	AN2	AN0	P33.4	P33.8	P33.7	VSS	P22.1	XTAL2	XTAL1	L
M	NC	NC	AN12	AN10	AN6	AN3	P34.1	P33.1	P33.0	P33.12	NC	VSS	VDD	VEXT	M
N	AN15	AN13	AN9	AN11	AN8	AN4	P34.2	P33.3	P33.5	P33.11	P33.10	VCAP1	VSS	P23.1	N
P	NC	VSSM / VAGND 1	VDDM	VAREF 1	AN7	AN1	P34.3	P33.2	P33.6	P33.9	VEXT	VCAP0	NC	NC	P
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

图 2-2 用于特性封装 L 和 LP 的 LFBGA-180 封装变体的 TC33x/TC32x 逻辑符号

TC33x/TC32x 引脚定义及功能：




图 2-3 用于特性封装 L 和 LP 的 TQFP-144 封装变体的 TC33x/TC32x 逻辑符号

TC33x/TC32x 引脚定义及功能：




图 2-4 用于特性封装 L和 LP的 TQFP-100 封装变体的 TC33x/TC32x 逻辑符号

TC33x/TC32x 引脚定义及功能：




图 2-5 用于特性封装 L 和 LP 的 TQFP-80 封装变体的 TC33x/TC32x 逻辑符号

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

2.1 LFBGA-292 封装 TC33x/TC32x 的变体引脚配置（用于特性封装 LP）

表 2-1 端口 P00 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
G1	P00.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	CCU61_CTRAPA			Trap input capture
	CCU60_T12HRE			External timer start 12
	P00.0	O0		General-purpose output
	GTM_TOUT9	O1		GTM muxed output
	IOM_REF0_9			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN3_ATX	O3		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O4		Reserved
	CAN10_TXD	O5		CAN transmit output node 0
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-1 端口 P00 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
G2	P00.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CCU60_CC60INB			T12 capture input 60
	ASCLIN3_ARXE			Receive input
	CAN10_RXDA			CAN receive input node 0
	CCU61_CC60INA			T12 capture input 60
	SENT_SENT0B			Receive input channel 0
	EVADC_G9CH11	AI		Analog input channel 11, group 9
	P00.1	O0		General-purpose output
	GTM_TOUT10	O1		GTM muxed output
	IOM_REF0_10			Reference input 0
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC0	O6		Transmit output
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
H1	P00.2	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SENT_SENT1B			Receive input channel 1
	EVADC_G9CH10	AI		Analog input channel 10, group 9
	P00.2	O0		General-purpose output
	GTM_TOUT11	O1		GTM muxed output
	IOM_REF0_11			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	QSPI3_SLSO4	O6		Master slave select output
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-1 端口 P00 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
H2	P00.3	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU60_CC61INB			T12 capture input 61
	CAN03_RXDA			CAN receive input node 3
	SENT_SENT2B			Receive input channel 2
	CCU61_CC61INA			T12 capture input 61
	EVADC_G9CH9	AI		Analog input channel 9, group 9
	P00.3	O0		General-purpose output
	GTM_TOUT12	O1		GTM muxed output
	IOM_REF0_12			Reference input 0
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC2	O6		Transmit output
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1
J1	P00.4	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SCU_E_REQ2_2			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	SENT_SENT3B			Receive input channel 3
	ASCLIN10_ARXA			Receive input
	EVADC_G9CH8	AI		Analog input channel 8, group 9
	P00.4	O0		General-purpose output
	GTM_TOUT13	O1		GTM muxed output
	IOM_REF0_13			Reference input 0
	—	O2		Reserved
	CAN11_TXD	O3		CAN transmit output node 1
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC3	O6		Transmit output
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-1 端口 P00 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
J2	P00.5	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU60_CC62INB			T12 capture input 62
	CCU61_CC62INA			T12 capture input 62
	SENT_SENT4B			Receive input channel 4
	CAN11_RXDB			CAN receive input node 1
	GTM_DTMT1_1			CDTM1_DTM0
	EVADC_G9CH7	AI		Analog input channel 7, group 9
	P00.5	O0		General-purpose output
	GTM_TOUT14	O1		GTM muxed output
	IOM_REF0_14			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC4	O6		Transmit output
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1
J4	P00.6	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SENT_SENT5B			Receive input channel 5
	ASCLIN5_ARXA			Receive input
	EVADC_G9CH6	AI		Analog input channel 6, group 9
	P00.6	O0		General-purpose output
	GTM_TOUT15	O1		GTM muxed output
	IOM_REF0_15			Reference input 0
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	SENT_SPC5	O6		Transmit output
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-1 端口 P00 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
K1	P00.7	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU61_CC60INC			T12 capture input 60
	GPT120_T2INA			Trigger/gate input of timer T2
	CCU61_CCPOS0A			Hall capture input 0
	CCU60_T12HRB			External timer start 12
	GTM_DTMT0_2			CDTM0_DTM0
	EVADC_G9CH5			AI
	P00.7	O0		General-purpose output
	GTM_TOUT16	O1		GTM muxed output
	ASCLIN5_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
K4	P00.8	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU61_CC61INC			T12 capture input 61
	GPT120_T2EUDA			Count direction control input of timer T2
	CCU61_CCPOS1A			Hall capture input 1
	CCU60_T13HRB			External timer start 13
	ASCLIN10_ARXB			Receive input
	EVADC_G9CH4			AI
	P00.8	O0		General-purpose output
	GTM_TOUT17	O1		GTM muxed output
	QSPI3_SLSO6	O2		Master slave select output
	ASCLIN10_ATX	O3		Transmit output
	—	O4		Reserved
	EVADC_EMUX12	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-1 端口 P00 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
K2	P00.9	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN0_1			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_1			Mux input channel 0 of TIM module 0
	CCU61_CC62INC			T12 capture input 62
	CCU61_CCPOS2A			Hall capture input 2
	GPT120_T4EUDA			Count direction control input of timer T4
	CCU60_T13HRC			External timer start 13
	CCU60_T12HRC			External timer start 12
	EVADC_G9CH3	AI		Analog input channel 3, group 9
	P00.9	O0		General-purpose output
	GTM_TOUT18	O1		GTM muxed output
	QSPI3_SLSO7	O2		Master slave select output
	ASCLIN3_ARTS	O3		Ready to send output
	—	O4		Reserved
	ASCLIN4_ATX	O5		Transmit output
	—	O6		Reserved
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1
K5	P00.10	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN1_1			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_1			Mux input channel 1 of TIM module 0
	EVADC_G9CH2	AI		Analog input channel 2, group 9
	P00.10	O0		General-purpose output
	GTM_TOUT19	O1		GTM muxed output
	ASCLIN4_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT63	O7		T13 PWM channel 63
	IOM_MON1_7			Monitor input 1
	IOM_REF1_7			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-1 端口 P00 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
L1	P00.11	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN2_1			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_1			Mux input channel 2 of TIM module 0
	CCU60_CTRAPA			Trap input capture
	CCU61_T12HRE			External timer start 12
	EVADC_G9CH1	AI		Analog input channel 1, group 9
	P00.11	O0		General-purpose output
	GTM_TOUT20	O1		GTM muxed output
	ASCLIN4_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
L2	P00.12	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN3_1			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_1			Mux input channel 3 of TIM module 0
	ASCLIN3_ACTSA			Clear to send input
	ASCLIN4_ARXA			Receive input
	EVADC_G9CH0	AI		Analog input channel 0, group 9
	P00.12	O0		General-purpose output
	GTM_TOUT21	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT63	O7		T13 PWM channel 63
	IOM_MON1_7			Monitor input 1
	IOM_REF1_7			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-2 端口 P02 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
B1	P02.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_2			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_2			Mux input channel 0 of TIM module 0
	CCU61_CC60INB			T12 capture input 60
	ASCLIN2_ARXG			Receive input
	CCU60_CC60INA			T12 capture input 60
	SCU_E_REQ3_2			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.0	O0		General-purpose output
	GTM_TOUT0	O1		GTM muxed output
	IOM_REF0_0			Reference input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO1	O3		Master slave select output
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	ERAY0_TXDA	O6		Transmit Channel A
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-2 端口 P02 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
C2	P02.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_2			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_2			Mux input channel 1 of TIM module 0
	ERAY0_RXDA2			Receive Channel A2
	ASCLIN2_ARXB			Receive input
	CAN00_RXDA			CAN receive input node 0
	SCU_E_REQ2_1			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.1	O0		General-purpose output
	GTM_TOUT1	O1		GTM muxed output
	IOM_REF0_1			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO2	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-2 端口 P02 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
C1	P02.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_2			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_2			Mux input channel 2 of TIM module 0
	CCU61_CC61INB			T12 capture input 61
	CCU60_CC61INA			T12 capture input 61
	P02.2	O0		General-purpose output
	GTM_TOUT2	O1		GTM muxed output
	IOM_REF0_2			Reference input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ERAY0_TXDB	O6		Transmit Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
D2	P02.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_2			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_2			Mux input channel 3 of TIM module 0
	ERAY0_RXDB2			Receive Channel B2
	CAN02_RXDB			CAN receive input node 2
	ASCLIN1_ARXG			Receive input
	P02.3	O0		General-purpose output
	GTM_TOUT3	O1		GTM muxed output
	IOM_REF0_3			Reference input 0
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI3_SLSO4	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-2 端口 P02 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
D1	P02.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN4_1			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_1			Mux input channel 4 of TIM module 0
	CCU61_CC62INB			T12 capture input 62
	QSPI3_SLSIA			Slave select input
	CCU60_CC62INA			T12 capture input 62
	CAN11_RXDA			CAN receive input node 1
	P02.4	O0		General-purpose output
	GTM_TOUT4	O1		GTM muxed output
	IOM_REF0_4			Reference input 0
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_SLSO0	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENA	O6		Transmit Enable Channel A
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
E2	P02.5	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_1			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_1			Mux input channel 5 of TIM module 0
	QSPI3_MRSTA			Master SPI data input
	SENT_SENT3C			Receive input channel 3
	P02.5	O0		General-purpose output
	GTM_TOUT5	O1		GTM muxed output
	IOM_REF0_5			Reference input 0
	CAN11_TXD	O2		CAN transmit output node 1
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3	O4		Monitor input 2
	IOM_REF2_3			Reference input 2
	—			Reserved
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-2 端口 P02 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
E1	P02.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_1			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_1			Mux input channel 6 of TIM module 0
	CCU60_CC60INC			T12 capture input 60
	SENT_SENT2C			Receive input channel 2
	GPT120_T3INA			Trigger/gate input of core timer T3
	CCU60_CCPOS0A			Hall capture input 0
	CCU61_T12HRB			External timer start 12
	QSPI3_MTSRA			Slave SPI data input
	P02.6	O0		General-purpose output
	GTM_TOUT6	O1		GTM muxed output
	IOM_REF0_6			Reference input 0
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-2 端口 P02 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
F2	P02.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_1			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_1			Mux input channel 7 of TIM module 0
	CCU60_CC61INC			T12 capture input 61
	SENT_SENT1C			Receive input channel 1
	GPT120_T3EUDA			Count direction control input of core timer T3
	CCU60_CCPOS1A			Hall capture input 1
	QSPI3_SCLKA			Slave SPI clock inputs
	CCU61_T13HRB			External timer start 13
	P02.7			O0
	GTM_TOUT7	O1		GTM muxed output
	IOM_REF0_7			Reference input 0
	—	O2		Reserved
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0
	SENT_SPC1	O6		Transmit output
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
F1	P02.8	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CCU60_CC62INC			T12 capture input 62
	SENT_SENT0C			Receive input channel 0
	CCU60_CCPOS2A			Hall capture input 2
	GPT120_T4INA			Trigger/gate input of timer T4
	CCU61_T12HRC			External timer start 12
	CCU61_T13HRC			External timer start 13
	P02.8			O0
	GTM_TOUT8	O1		GTM muxed output
	IOM_REF0_8			Reference input 0
	QSPI3_SLSO5			Master slave select output
	ASCLIN8_ASCLK	O3		Shift clock output
	—	O4		Reserved
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-3 端口 P10 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
A7	P10.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN4_2			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_2			Mux input channel 4 of TIM module 0
	GPT120_T6EUIDB			Count direction control input of core timer T6
	ASCLIN11_ARXA			Receive input
	P10.0	O0		General-purpose output
	GTM_TOUT102	O1		GTM muxed output
	ASCLIN11_ATX	O2		Transmit output
	QSPI1_SLSO10	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	B7	P10.1		I
GTM_TIM1_IN1_3		Mux input channel 1 of TIM module 1		
GTM_TIM0_IN1_3		Mux input channel 1 of TIM module 0		
GPT120_T5EUIDB		Count direction control input of timer T5		
QSPI1_MRSTA		Master SPI data input		
GTM_DTMT0_1		CDTM0_DTM0		
P10.1		O0	General-purpose output	
GTM_TOUT103		O1	GTM muxed output	
QSPI1_MTSR		O2	Master SPI data output	
QSPI1_MRST		O3	Slave SPI data output	
IOM_MON2_1			Monitor input 2	
IOM_REF2_1			Reference input 2	
—			Reserved	
—		O4	Reserved	
—		O5	Reserved	
—		O6	Reserved	
—		O7	Reserved	

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-3 端口 P10 的功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
A5	P10.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_3			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_3			Mux input channel 2 of TIM module 0
	CAN02_RXDE			CAN receive input node 2
	QSPI1_SCLKA			Slave SPI clock inputs
	GPT120_T6INB			Trigger/gate input of core timer T6
	SCU_E_REQ2_0			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P10.2	O0		General-purpose output
	GTM_TOUT104	O1		GTM muxed output
	IOM_MON2_9			Monitor input 2
	—	O2		Reserved
	QSPI1_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
A6	P10.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_3			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_3			Mux input channel 3 of TIM module 0
	QSPI1_MTSRA			Slave SPI data input
	SCU_E_REQ3_0			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	GPT120_T5INB			Trigger/gate input of timer T5
	P10.3	O0		General-purpose output
	GTM_TOUT105	O1		GTM muxed output
	IOM_MON2_10			Monitor input 2
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	CAN02_TXD	O6		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-3 端口 P10 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B6	P10.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_2			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_2			Mux input channel 6 of TIM module 0
	QSPI1_MTSRC			Slave SPI data input
	CCU60_CCPOS0C			Hall capture input 0
	GPT120_T3INB			Trigger/gate input of core timer T3
	ASCLIN11_ARXB			Receive input
	P10.4	O0		General-purpose output
	GTM_TOUT106	O1		GTM muxed output
	IOM_MON2_11			Monitor input 2
	—	O2		Reserved
	QSPI1_SLSO8	O3		Master slave select output
	QSPI1_MTSR	O4		Master SPI data output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
B5	P10.5	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_4			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_4			Mux input channel 2 of TIM module 0
	PMS_HWC4IN			HWC4 pin input
	P10.5	O0		General-purpose output
	GTM_TOUT107	O1		GTM muxed output
	IOM_REF2_9			Reference input 2
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO8	O3		Master slave select output
	QSPI1_SLSO9	O4		Master slave select output
	GPT120_T6OUT	O5		External output for overflow/underflow detection of core timer T6
	ASCLIN2_ASLSO	O6		Slave select signal output
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-3 端口 P10 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A4	P10.6	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_4			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_4			Mux input channel 3 of TIM module 0
	ASCLIN2_ARXD			Receive input
	QSPI3_MTSRB			Slave SPI data input
	PMS_HWC5IN			HWC5 pin input
	P10.6	O0		General-purpose output
	GTM_TOUT108	O1		GTM muxed output
	IOM_REF2_10			Reference input 2
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_MTSR	O3		Master SPI data output
	GPT120_T3OUT	O4		External output for overflow/underflow detection of core timer T3
	—	O5		Reserved
	QSPI1_MRST	O6		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	—	O7		Reserved
A3	P10.7	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_3			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_3			Mux input channel 0 of TIM module 0
	GPT120_T3EUDB			Count direction control input of core timer T3
	ASCLIN2_ACTSA			Clear to send input
	QSPI3_MRSTB			Master SPI data input
	SCU_E_REQ0_2			ERU Channel 0 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	CCU60_CCPOS1C			Hall capture input 1
	P10.7	O0		General-purpose output
	GTM_TOUT109	O1		GTM muxed output
	IOM_REF2_11			Reference input 2
	—	O2		Reserved
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	CAN12_TXD	O6		CAN transmit output node 2
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-3 端口 P10 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B4	P10.8	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_2			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_2			Mux input channel 5 of TIM module 0
	CAN12_RXDB			CAN receive input node 2
	GPT120_T4INB			Trigger/gate input of timer T4
	QSPI3_SCLKB			Slave SPI clock inputs
	SCU_E_REQ1_2			ERU Channel 1 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	CCU60_CCPOS2C			Hall capture input 2
	P10.8	O0		General-purpose output
	GTM_TOUT110	O1		GTM muxed output
	ASCLIN2_ARTS	O2		Ready to send output
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

表 2-4 端口 P11 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
A10	P11.2	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.2	O0		General-purpose output
	GTM_TOUT95	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO5	O3		Master slave select output
	QSPI1_SLSO5	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-4 端口 P11 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B10	P11.3	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MRSTB			Master SPI data input
	P11.3	O0		General-purpose output
	GTM_TOUT96	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MRST	O3		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	ERAY0_TXDA	O4		Transmit Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1
D9	P11.6	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_SCLKB			Slave SPI clock inputs
	P11.6	O0		General-purpose output
	GTM_TOUT97	O1		GTM muxed output
	ERAY0_TXENB	O2		Transmit Enable Channel B
	QSPI1_SCLK	O3		Master SPI clock output
	ERAY0_TXENA	O4		Transmit Enable Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1
E7	P11.8	I	SLOW / PU1 / VFLEX / ES	General-purpose input
	CAN12_RXDD			CAN receive input node 2
	P11.8	O0		General-purpose output
	GTM_TOUT124	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-4 端口 P11 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A9	P11.9	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MTSRB			Slave SPI data input
	ERAY0_RXDA1			Receive Channel A1
	P11.9	O0		General-purpose output
	GTM_TOUT98	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1
B9	P11.10	I	FAST / PU1 / VFLEX / ES	General-purpose input
	CAN03_RXDD			CAN receive input node 3
	ERAY0_RXDB1			Receive Channel B1
	ASCLIN1_ARXE			Receive input
	SCU_E_REQ6_3			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	QSPI1_SLSIA			Slave select input
	P11.10	O0		General-purpose output
	GTM_TOUT99	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO3	O3		Master slave select output
	QSPI1_SLSO3	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-4 端口 P11 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A8	P11.11	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.11	O0		General-purpose output
	GTM_TOUT100	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO4	O3		Master slave select output
	QSPI1_SLSO4	O4		Master slave select output
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
B8	P11.12	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.12	O0		General-purpose output
	GTM_TOUT101	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	GTM_CLK2	O3		CGM generated clock
	ERAY0_TXDB	O4		Transmit Channel B
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	CCU_EXTCLK1	O6		External Clock 1
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-5 端口 P13 的功能

Ball	Symbol	Ctrl.	Buffer Type	Function
B12	P13.0	I	FAST / PU1 / VEXT / ES6	General-purpose input
	ASCLIN10_ARXC			Receive input
	P13.0	O0		General-purpose output
	GTM_TOUT91	O1		GTM muxed output
	ASCLIN10_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CAN10_TXD	O7		CAN transmit output node 0
A12	P13.1	I	FAST / PU1 / VEXT / ES6	General-purpose input
	CAN10_RXDD			CAN receive input node 0
	ASCLIN10_ARXD			Receive input
	P13.1	O0		General-purpose output
	GTM_TOUT92	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
B11	P13.2	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GPT120_CAPINA			Trigger input to capture value of timer T5 into CAPREL register
	P13.2	O0		General-purpose output
	GTM_TOUT93	O1		GTM muxed output
	ASCLIN10_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表2-5 端口 P13 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A11	P13.3	I	FAST / PU1 / VEXT / ES6	General-purpose input
	P13.3	O0		General-purpose output
	GTM_TOUT94	O1		GTM muxed output
	ASCLIN10_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

表 2-6 端口 P14 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
B16	P14.0	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN3_5			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_5			Mux input channel 3 of TIM module 0
	P14.0	O0		General-purpose output
	GTM_TOUT80	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	ERAY0_TXDA	O3		Transmit Channel A
	ERAY0_TXDB	O4		Transmit Channel B
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-6 端口 P14 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A15	P14.1	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN4_3			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_3			Mux input channel 4 of TIM module 0
	ERAY0_RXDA3			Receive Channel A3
	ASCLIN0_ARXA			Receive input
	ERAY0_RXDB3			Receive Channel B3
	CAN01_RXDB			CAN receive input node 1
	SCU_E_REQ3_1			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	PMS_PINAWKP			PINA (P14.1) pin input
	P14.1	O0		General-purpose output
	GTM_TOUT81	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1
E13	P14.2	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_3			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_3			Mux input channel 5 of TIM module 0
	PMS_HWCFG2IN			HWCFG2 pin input
	P14.2	O0		General-purpose output
	GTM_TOUT82	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO1	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ASCLIN2_ASCLK	O6		Shift clock output
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-6 端口 P14 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B14	P14.3	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_3			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_3			Mux input channel 6 of TIM module 0
	PMS_HWCFG3IN			HWCFG3 pin input
	ASCLIN2_ARXA			Receive input
	SCU_E_REQ1_0			ERU Channel 1 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P14.3	O0		General-purpose output
	GTM_TOUT83	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO3	O3		Master slave select output
	ASCLIN1_ASLSO	O4		Slave select signal output
	ASCLIN3_ASLSO	O5		Slave select signal output
	—	O6		Reserved
	—	O7		Reserved
B15	P14.4	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_2			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_2			Mux input channel 7 of TIM module 0
	PMS_HWCFG6IN			HWCFG6 pin input
	GTM_DTMT0_0			CDTM0_DTM0
	P14.4	O0		General-purpose output
	GTM_TOUT84	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-6 端口 P14 的功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
A14	P14.5	I	FAST / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_4			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_4			Mux input channel 0 of TIM module 0
	PMS_HWCFG1IN			HWCFG1 pin input
	P14.5	O0		General-purpose output
	GTM_TOUT85	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXDB	O6		Transmit Channel B
	—	O7		Reserved
B13	P14.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_4			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_4			Mux input channel 1 of TIM module 0
	P14.6	O0		General-purpose output
	GTM_TOUT86	O1		GTM muxed output
	—	O2		Reserved
	QSPI2_SLSO2	O3		Master slave select output
	CAN13_TXD	O4		CAN transmit output node 3
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	—	O7		Reserved
D13	P14.7	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_5			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_5			Mux input channel 0 of TIM module 0
	ERAY0_RXDB0			Receive Channel B0
	CAN10_RXDB			CAN receive input node 0
	CAN13_RXDA			CAN receive input node 3
	ASCLIN9_ARXC			Receive input
	P14.7	O0		General-purpose output
	GTM_TOUT87	O1		GTM muxed output
	ASCLIN0_ARTS	O2		Ready to send output
	QSPI2_SLSO4	O3		Master slave select output
	ASCLIN9_ATX	O4		Transmit output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-6 端口 P14 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A13	P14.8	I	SLOW / PU1 / VEXT / ES	General-purpose input
	ERAY0_RXDA0			Receive Channel A0
	CAN02_RXDD			CAN receive input node 2
	ASCLIN1_ARXD			Receive input
	P14.8	O0		General-purpose output
	GTM_TOUT88	O1		GTM muxed output
	ASCLIN5_ASLSO	O2		Slave select signal output
	ASCLIN7_ASLSO	O3		Slave select signal output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
D12	P14.9	I	FAST / PU1 / VEXT / ES	General-purpose input
	ASCLIN0_ACTSA			Clear to send input
	ASCLIN9_ARXD			Receive input
	P14.9	O0		General-purpose output
	GTM_TOUT89	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	CAN10_TXD	O4		CAN transmit output node 0
	ERAY0_TXENB	O5		Transmit Enable Channel B
	ERAY0_TXENA	O6		Transmit Enable Channel A
	—	O7		Reserved
D11	P14.10	I	FAST / PU1 / VEXT / ES	General-purpose input
	P14.10	O0		General-purpose output
	GTM_TOUT90	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	ASCLIN1_ATX	O4		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ERAY0_TXDA	O6		Transmit Channel A
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-7 端口 P15 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
B20	P15.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	P15.0	O0		General-purpose output
	GTM_TOUT71	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO13	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	—	O7		Reserved
A18	P15.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN02_RXDA			CAN receive input node 2
	ASCLIN1_ARXA			Receive input
	QSPI2_SLSIB			Slave select input
	SCU_E_REQ7_2			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.1	O0		General-purpose output
	GTM_TOUT72	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_SLSO5	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-7 端口 P15 功能 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
C19	P15.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_SLSIA			Slave select input
	QSPI2_MRSTE			Master SPI data input
	QSPI2_HSICINA			Highspeed capture channel
	P15.2	O0		General-purpose output
	GTM_TOUT73	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SLSO0	O3		Master slave select output
	—	O4		Reserved
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	—	O7		Reserved
B17	P15.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN01_RXDA			CAN receive input node 1
	ASCLIN0_ARXB			Receive input
	QSPI2_SCLKA			Slave SPI clock inputs
	QSPI2_HSICINB			Highspeed capture channel
	P15.3	O0		General-purpose output
	GTM_TOUT74	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-7 端口 P15 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A17	P15.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_MRSTA			Master SPI data input
	SCU_E_REQ0_0			ERU Channel 0 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.4	O0		General-purpose output
	GTM_TOUT75	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_MRST	O3		Slave SPI data output
	IOM_MON2_2			Monitor input 2
	IOM_REF2_2			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
	E14	P15.5		I
ASCLIN1_ARXB		Receive input		
QSPI2_MTSRA		Slave SPI data input		
SCU_E_REQ4_3		ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)		
P15.5		O0	General-purpose output	
GTM_TOUT76		O1	GTM muxed output	
ASCLIN1_ATX		O2	Transmit output	
IOM_MON2_13			Monitor input 2	
IOM_REF2_13			Reference input 2	
QSPI2_MTSR		O3	Master SPI data output	
—		O4	Reserved	
—		O5	Reserved	
—		O6	Reserved	
CCU60_CC61		O7	T12 PWM channel 61	
IOM_MON1_1			Monitor input 1	
IOM_REF1_5			Reference input 1	

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-7 端口 P15 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A16	P15.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_6			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_6			Mux input channel 0 of TIM module 0
	QSPI2_MTSRB			Slave SPI data input
	P15.6	O0		General-purpose output
	GTM_TOUT77	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI2_MTSR	O3		Master SPI data output
	—	O4		Reserved
	QSPI2_SCLK	O5		Master SPI clock output
	ASCLIN3_ASCLK	O6		Shift clock output
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1
D15	P15.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_5			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_5			Mux input channel 1 of TIM module 0
	ASCLIN3_ARXA			Receive input
	QSPI2_MRSTB			Master SPI data input
	P15.7	O0		General-purpose output
	GTM_TOUT78	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI2_MRST	O3		Slave SPI data output
	IOM_MON2_2			Monitor input 2
	IOM_REF2_2			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-7 端口 P15 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
D14	P15.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_5			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_5			Mux input channel 2 of TIM module 0
	QSPI2_SCLKB			Slave SPI clock inputs
	SCU_E_REQ5_0			ERU Channel 5 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.8	O0		General-purpose output
	GTM_TOUT79	O1		GTM muxed output
	—	O2		Reserved
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	ASCLIN3_ASCLK	O6		Shift clock output
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-8 端口 P20 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
H20	P20.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_7			Mux input channel 6 of TIM module 1
	GTM_TIM1_IN4_9			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN6_7			Mux input channel 6 of TIM module 0
	CAN03_RXDC			CAN receive input node 3
	CCU_PAD_SYSCLK			Sysclk input
	CBS_TGI0			Trigger input
	SCU_E_REQ6_0			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	GPT120_T6EUDA			Count direction control input of core timer T6
	P20.0			O0
	GTM_TOUT59	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	CBS_TGO0	O		Trigger output
G19	P20.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CBS_TGI1			Trigger input
	P20.1	O0		General-purpose output
	GTM_TOUT60	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	CBS_TGO1	O		Trigger output
H19	P20.2	I	S / PU / VEXT	General-purpose input This pin is latched at power on reset release to enter test mode.
	TESTMODE			Testmode Enable Input

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-8 端口 P20 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
G20	P20.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	ASCLIN3_ARXC			Receive input
	GPT120_T6INA			Trigger/gate input of core timer T6
	P20.3	O0		General-purpose output
	GTM_TOUT61	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI0_SLSO9	O3		Master slave select output
	QSPI2_SLSO9	O4		Master slave select output
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	—	O6		Reserved
	—	O7		Reserved
F17	P20.6	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CAN12_RXDA			CAN receive input node 2
	ASCLIN9_ARXE			Receive input
	P20.6	O0		General-purpose output
	GTM_TOUT62	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	QSPI0_SLSO8	O3		Master slave select output
	QSPI2_SLSO8	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-8 端口 P20 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
F19	P20.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN00_RXDB			CAN receive input node 0
	ASCLIN1_ACTSA			Clear to send input
	ASCLIN9_ARXF			Receive input
	P20.7	O0		General-purpose output
	GTM_TOUT63	O1		GTM muxed output
	ASCLIN9_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	CAN12_TXD	O5		CAN transmit output node 2
	—	O6		Reserved
	CCU61_COUT63	O7		T13 PWM channel 63
	IOM_MON1_7			Monitor input 1
	IOM_REF1_7			Reference input 1
F20	P20.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_3			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_3			Mux input channel 7 of TIM module 0
	P20.8	O0		General-purpose output
	GTM_TOUT64	O1		GTM muxed output
	ASCLIN1_ASLSO	O2		Slave select signal output
	QSPI0_SLSO0	O3		Master slave select output
	QSPI1_SLSO0	O4		Master slave select output
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-8 端口 P20 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
E17	P20.9	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN03_RXDE			CAN receive input node 3
	ASCLIN1_ARXC			Receive input
	QSPI0_SLSIB			Slave select input
	SCU_E_REQ7_0			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P20.9	O0		General-purpose output
	GTM_TOUT65	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO1	O3		Master slave select output
	QSPI1_SLSO1	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1
E19	P20.10	I	FAST / PU1 / VEXT / ES	General-purpose input
	P20.10	O0		General-purpose output
	GTM_TOUT66	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO6	O3		Master slave select output
	QSPI2_SLSO7	O4		Master slave select output
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-8 端口 P20 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
E20	P20.11	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SCLKA			Slave SPI clock inputs
	P20.11	O0		General-purpose output
	GTM_TOUT67	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1
D19	P20.12	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MRSTA			Master SPI data input
	IOM_PIN_13			GPIO pad input to FPC
	P20.12	O0		General-purpose output
	GTM_TOUT68	O1		GTM muxed output
	IOM_MON0_13			Monitor input 0
	—	O2		Reserved
	QSPI0_MRST	O3		Slave SPI data output
	IOM_MON2_0			Monitor input 2
	IOM_REF2_0			Reference input 2
	QSPI0_MTSR	O4		Master SPI data output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-8 端口 P20 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
D20	P20.13	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SLSIA			Slave select input
	IOM_PIN_14			GPIO pad input to FPC
	P20.13	O0		General-purpose output
	GTM_TOUT69	O1		GTM muxed output
	IOM_MON0_14			Monitor input 0
	—	O2		Reserved
	QSPI0_SLSO2	O3		Master slave select output
	QSPI1_SLSO2	O4		Master slave select output
	QSPI0_SCLK	O5		Master SPI clock output
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
C20	P20.14	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MTSRA			Slave SPI data input
	IOM_PIN_15			GPIO pad input to FPC
	DMU_FDEST			Enter destructive debug mode
	P20.14	O0		General-purpose output
	GTM_TOUT70	O1		GTM muxed output
	IOM_MON0_15			Monitor input 0
	—	O2		Reserved
	QSPI0_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-9 端口 P21 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
K17	P21.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	ASCLIN11_ARXC			Receive input
	P21.0	O0		General-purpose output
	GTM_TOUT51	O1		GTM muxed output
	ASCLIN11_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	HSM_HSM1	O		Pin Output Value
J17	P21.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	ASCLIN11_ARXD			Receive input
	P21.1	O0		General-purpose output
	GTM_TOUT52	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	HSM_HSM2	O		Pin Output Value
K19	P21.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_7			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_7			Mux input channel 0 of TIM module 0
	SCU_EMGSTOP_POR T_B			Emergency stop Port Pin B input request
	ASCLIN11_ARXE			Receive input
	P21.2	O0		General-purpose output
	GTM_TOUT53	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-9 端口 P21 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
J19	P21.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_6			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_6			Mux input channel 1 of TIM module 0
	P21.3	O0		General-purpose output
	GTM_TOUT54	O1		GTM muxed output
	ASCLIN11_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
K20	P21.4	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN2_6			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_6			Mux input channel 2 of TIM module 0
	P21.4	O0		General-purpose output
	GTM_TOUT55	O1		GTM muxed output
	ASCLIN11_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
J20	P21.5	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN3_6			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_6			Mux input channel 3 of TIM module 0
	ASCLIN11_ARXF			Receive input
	P21.5	O0		General-purpose output
	GTM_TOUT56	O1		GTM muxed output
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN11_ATX	O3		Transmit output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-9 端口 P21 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
H17	P21.6/TDI	I	FAST / PD / PU2 / VEXT / ES3	General-purpose input PD during Reset and in DAP/DAPE or JTAG mode. After Reset release and when not in DAP/DAPE or JTAG mode: PU. In Standby mode: HighZ.
	GTM_TIM1_IN4_8			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_8			Mux input channel 4 of TIM module 0
	GPT120_T5EUDA			Count direction control input of timer T5
	ASCLIN3_ARXF			Receive input
	CBS_TGI2			Trigger input
	TDI			JTAG Module Data Input
	P21.6	O0		General-purpose output
	GTM_TOUT57	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T3OUT	O7		External output for overflow/underflow detection of core timer T3
	CBS_TGO2	O		Trigger output
	DAP3	I/O		DAP: DAP3 Data I/O

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-9 端口 P21 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
H16	P21.7/TDO	I	FAST / PU2 / VEXT / ES4	General-purpose input
	GTM_TIM1_IN5_7			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_7			Mux input channel 5 of TIM module 0
	GPT120_T5INA			Trigger/gate input of timer T5
	CBS_TGI3			Trigger input
	P21.7	O0		General-purpose output
	GTM_TOUT58	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T6OUT	O7		External output for overflow/underflow detection of core timer T6
	CBS_TGO3	O		Trigger output
	DAP2	I/O		DAP: DAP2 Data I/O
	TDO	O		JTAG Module Data Output

表 2-10 端口 P22 的功能

Ball	Symbol	Ctrl.	Buffer Type	Function
P20	P22.0	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN1_7			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_7			Mux input channel 1 of TIM module 0
	ASCLIN6_ARXE			Receive input
	QSPI3_MTSRD			Slave SPI data input
	P22.0	O0		General-purpose output
	GTM_TOUT47	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	ASCLIN6_ATX	O7		Transmit output

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-10 端口 P22 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
P19	P22.1	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN0_8			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_8			Mux input channel 0 of TIM module 0
	ASCLIN7_ARXE			Receive input
	QSPI3_MRSTD			Master SPI data input
	P22.1	O0		General-purpose output
	GTM_TOUT48	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	ASCLIN7_ATX	O7		Transmit output
R20	P22.2	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN3_7			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_7			Mux input channel 3 of TIM module 0
	P22.2	O0		General-purpose output
	GTM_TOUT49	O1		GTM muxed output
	ASCLIN5_ATX	O2		Transmit output
	QSPI3_SLSO12	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-10 端口 P22 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
R19	P22.3	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN4_4			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_4			Mux input channel 4 of TIM module 0
	ASCLIN5_ARXC			Receive input
	QSPI3_SCLKD			Slave SPI clock inputs
	P22.3	O0		General-purpose output
	GTM_TOUT50	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
P16	P22.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	ASCLIN7_ARXF			Receive input
	P22.4	O0		General-purpose output
	GTM_TOUT130	O1		GTM muxed output
	ASCLIN4_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	QSPI0_SLSO12	O4		Master slave select output
	—	O5		Reserved
	CAN13_TXD	O6		CAN transmit output node 3
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-11 端口 P23 的功能

Ball	Symbol	Ctrl.	Buffer Type	Function
U19	P23.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_4			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_4			Mux input channel 6 of TIM module 0
	ASCLIN6_ARXF			Receive input
	P23.1	O0		General-purpose output
	GTM_TOUT42	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	—	O3		Reserved
	GTM_CLK0	O4		CGM generated clock
	CAN10_TXD	O5		CAN transmit output node 0
	CCU_EXTCLK0	O6		External Clock 0
	ASCLIN6_ASCLK	O7		Shift clock output
T17	P23.5	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_7			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_7			Mux input channel 2 of TIM module 0
	P23.5	O0		General-purpose output
	GTM_TOUT46	O1		GTM muxed output
	ASCLIN6_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-12 端口 P32 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
W18	P32.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_5			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_5			Mux input channel 5 of TIM module 0
	ASCLIN1_ACTSB			Clear to send input
	P32.4	O0		General-purpose output
	GTM_TOUT40	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	GTM_CLK1	O4		CGM generated clock
	—	O5		Reserved
	CCU_EXTCLK1	O6		External Clock 1
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1
	PMS_DCDCSYNCO	O		DC-DC synchronization output

表 2-13 端口 P33 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
W10	P33.0	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN4_6			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_6			Mux input channel 4 of TIM module 0
	IOM_PIN_0			GPIO pad input to FPC
	GTM_DTMT1_2			CDTM1_DTM0
	P33.0	O0		General-purpose output
	GTM_TOUT22	O1		GTM muxed output
	IOM_MON0_0			Monitor input 0
	IOM_GTM_0			GTM-provided inputs to EXOR combiner
	ASCLIN5_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
Y10	P33.1	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN5_6			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_6			Mux input channel 5 of TIM module 0
	ASCLIN8_ARXC			Receive input
	IOM_PIN_1			GPIO pad input to FPC
	P33.1	O0		General-purpose output
	GTM_TOUT23	O1		GTM muxed output
	IOM_MON0_1			Monitor input 0
	IOM_GTM_1			GTM-provided inputs to EXOR combiner
	ASCLIN3_ASLSO	O2		Slave select signal output
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved
W11	P33.2	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN6_6			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_6			Mux input channel 6 of TIM module 0
	IOM_PIN_2			GPIO pad input to FPC
	P33.2	O0		General-purpose output
	GTM_TOUT24	O1		GTM muxed output
	IOM_MON0_2			Monitor input 0
	IOM_GTM_2			GTM-provided inputs to EXOR combiner
	ASCLIN3_ASCLK	O2		Shift clock output
	QSPI2_SLSO10	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
Y11	P33.3	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN7_6			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_6			Mux input channel 7 of TIM module 0
	IOM_PIN_3			GPIO pad input to FPC
	P33.3	O0		General-purpose output
	GTM_TOUT25	O1		GTM muxed output
	IOM_MON0_3			Monitor input 0
	IOM_GTM_3			GTM-provided inputs to EXOR combiner
	ASCLIN5_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved
W12	P33.4	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN0_10			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_10			Mux input channel 0 of TIM module 0
	CCU61_CTRAPC			Trap input capture
	ASCLIN5_ARXB			Receive input
	IOM_PIN_4			GPIO pad input to FPC
	P33.4	O0		General-purpose output
	GTM_TOUT26	O1		GTM muxed output
	IOM_MON0_4			Monitor input 0
	IOM_GTM_4			GTM-provided inputs to EXOR combiner
	ASCLIN2_ARTS	O2		Ready to send output
	QSPI2_SLSO12	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX12	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CAN13_TXD	O7		CAN transmit output node 3

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
Y12	P33.5	I	SLOW / PU1 / VEVRB / ES5	General-purpose input
	GTM_TIM1_IN1_8			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_8			Mux input channel 1 of TIM module 0
	GPT120_T4EADB			Count direction control input of timer T4
	ASCLIN2_ACTSB			Clear to send input
	CCU61_CCPOS2C			Hall capture input 2
	SENT_SENT5C			Receive input channel 5
	CAN13_RXDB			CAN receive input node 3
	IOM_PIN_5			GPIO pad input to FPC
	P33.5	O0		General-purpose output
	GTM_TOUT27	O1		GTM muxed output
	IOM_MON0_5			Monitor input 0
	IOM_GTM_5			GTM-provided inputs to EXOR combiner
	QSPI0_SLSO7	O2		Master slave select output
	QSPI1_SLSO7	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	ASCLIN5_ASLSO	O7		Slave select signal output
W13	P33.6	I	SLOW / PU1 / VEVRB / ES5	General-purpose input
	GTM_TIM1_IN2_9			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_9			Mux input channel 2 of TIM module 0
	GPT120_T2EADB			Count direction control input of timer T2
	SENT_SENT4C			Receive input channel 4
	CCU61_CCPOS1C			Hall capture input 1
	ASCLIN8_ARXD			Receive input
	IOM_PIN_6			GPIO pad input to FPC
	P33.6	O0		General-purpose output
	GTM_TOUT28	O1		GTM muxed output
	IOM_MON0_6			Monitor input 0
	IOM_GTM_6			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI2_SLSO11	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
Y13	P33.7	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN3_9			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_9			Mux input channel 3 of TIM module 0
	CAN00_RXDE			CAN receive input node 0
	GPT120_T2INB			Trigger/gate input of timer T2
	CCU61_CCPOS0C			Hall capture input 0
	SCU_E_REQ4_0			ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	IOM_PIN_7			GPIO pad input to FPC
	P33.7	O0		General-purpose output
	GTM_TOUT29	O1		GTM muxed output
	IOM_MON0_7			Monitor input 0
	IOM_GTM_7			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASCLK	O2		Shift clock output
	—	O3		Reserved
	ASCLIN8_ATX	O4		Transmit output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
W14	P33.8	I	FAST / HighZ / VEVR SB	General-purpose input
	GTM_TIM1_IN4_7			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_7			Mux input channel 4 of TIM module 0
	ASCLIN2_ARXE			Receive input
	SCU_EMGSTOP_POR T_A			Emergency stop Port Pin A input request
	IOM_PIN_8			GPIO pad input to FPC
	P33.8	O0		General-purpose output
	GTM_TOUT30	O1		GTM muxed output
	IOM_MON0_8			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
	SMU_FSP0	O		FSP[1..0] Output Signals - Generated by SMU_core

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
Y14	P33.9	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN1_9			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_9			Mux input channel 1 of TIM module 0
	QSPI3_HSIICINA			Highspeed capture channel
	IOM_PIN_9			GPIO pad input to FPC
	P33.9	O0		General-purpose output
	GTM_TOUT31	O1		GTM muxed output
	IOM_MON0_9			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	ASCLIN2_ASCLK	O4		Shift clock output
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ATX	O6		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
W15	P33.10	I	FAST / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN0_9			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_9			Mux input channel 0 of TIM module 0
	QSPI3_HSCINB			Highspeed capture channel
	CAN01_RXDD			CAN receive input node 1
	ASCLIN0_ARXD			Receive input
	IOM_PIN_10			GPIO pad input to FPC
	P33.10	O0		General-purpose output
	GTM_TOUT32	O1		GTM muxed output
	IOM_MON0_10			Monitor input 0
	QSPI1_SLSO6	O2		Master slave select output
	—	O3		Reserved
	ASCLIN1_ASLSO	O4		Slave select signal output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1
	SMU_FSP1	O		FSP[1..0] Output Signals - Generated by SMU_core
Y15	P33.11	I	FAST / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN2_8			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_8			Mux input channel 2 of TIM module 0
	IOM_PIN_11			GPIO pad input to FPC
	P33.11	O0		General-purpose output
	GTM_TOUT33	O1		GTM muxed output
	IOM_MON0_11			Monitor input 0
	ASCLIN1_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-13 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
W16	P33.12	I	FAST / PU1 / VEVRSB / ES5	General-purpose input
	CAN00_RXDD			CAN receive input node 0
	PMS_PINBWKP			PINB (P33.12) pin input
	IOM_PIN_12			GPIO pad input to FPC
	P33.12	O0		General-purpose output
	GTM_TOUT34	O1		GTM muxed output
	IOM_MON0_12			Monitor input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	—	O3		Reserved
	ASCLIN1_ASCLK	O4		Shift clock output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1

表 2-14 端口 P34 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
U11	P34.1	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	P34.1	O0		General-purpose output
	—	O1		Reserved
	ASCLIN4_ATX	O2		Transmit output
	—	O3		Reserved
	CAN00_TXD	O4		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-14 端口 P34 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
T12	P34.2	I	SLOW / PU1 / VEVRSB / ES	General-purpose input
	ASCLIN4_ARXB			Receive input
	CAN00_RXDG			CAN receive input node 0
	P34.2	O0		General-purpose output
	—	O1		Reserved
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1
U12	P34.3	I	SLOW / PU1 / VEVRSB / ES	General-purpose input
	P34.3	O0		General-purpose output
	—	O1		Reserved
	ASCLIN4_ASCLK	O2		Shift clock output
	—	O3		Reserved
	QSPI2_SLSO10	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

表 2-15 模拟输入

Ball	Symbol	Ctrl.	Buffer Type	Function
T10	AN0	I	D / HighZ / VDDM	Analog Input 0
	EVADC_G0CH0			Analog input channel 0, group 0
U10	AN1	I	D / HighZ / VDDM	Analog Input 1
	EVADC_G0CH1			Analog input channel 1, group 0
W9	AN2	I	D / HighZ / VDDM	Analog Input 2
	EVADC_G0CH2			Analog input channel 2, group 0
U9	AN3	I	D / HighZ / VDDM	Analog Input 3
	EVADC_G0CH3			Analog input channel 3, group 0

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-15 模拟输入（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
T9	AN4	I	D / HighZ / VDDM	Analog Input 4
	EVADC_G0CH4			Analog input channel 4, group 0
	EVADC_G8CH8			Analog input channel 8, group 8
Y9	AN5	I	D / HighZ / VDDM	Analog Input 5
	EVADC_G0CH5			Analog input channel 5, group 0
	EVADC_G8CH9			Analog input channel 9, group 8
T8	AN6	I	D / HighZ / VDDM	Analog Input 6
	EVADC_G0CH6			Analog input channel 6, group 0
	EVADC_G8CH10			Analog input channel 10, group 8
U8	AN7	I	D / HighZ / VDDM	Analog Input 7
	EVADC_G0CH7			Analog input channel 7, group 0
	EVADC_G8CH11			Analog input channel 11, group 8
W8	AN8	I	D / HighZ / VDDM	Analog Input 8
	EVADC_G1CH0			Analog input channel 0, group 1
	EVADC_G8CH12			Analog input channel 12, group 8
U7	AN9	I	D / HighZ / VDDM	Analog Input 9
	EVADC_G1CH1			Analog input channel 1, group 1
	EVADC_G8CH13			Analog input channel 13, group 8
Y8	AN10	I	D / HighZ / VDDM	Analog Input 10
	EVADC_G1CH2			Analog input channel 2, group 1
	EVADC_G8CH14			Analog input channel 14, group 8
W7	AN11	I	D / HighZ / VDDM	Analog Input 11
	EVADC_G1CH3			Analog input channel 3, group 1
	EVADC_G8CH15			Analog input channel 15, group 8
T7	AN12	I	D / HighZ / VDDM	Analog Input 12
	EVADC_G1CH4			Analog input channel 4, group 1
W6	AN13	I	D / HighZ / VDDM	Analog Input 13
	EVADC_G1CH5			Analog input channel 5, group 1
U6	AN14	I	D / HighZ / VDDM	Analog Input 14
	EVADC_G1CH6			Analog input channel 6, group 1
T6	AN15	I	D / HighZ / VDDM	Analog Input 15
	EVADC_G1CH7			Analog input channel 7, group 1
P4	AN32/P40.4	I	S / HighZ / VDDM	Analog Input 32
	SENT_SENT4A			Receive input channel 4
	EVADC_G8CH0			Analog input channel 0, group 8
	CCU60_CCPOS2D			Hall capture input 2

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-15 模拟输入（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
R1	AN33/P40.5	I	S / HighZ / VDDM	Analog Input 33
	SENT_SENT5A			Receive input channel 5
	EVADC_G8CH1			Analog input channel 1, group 8
	CCU61_CCPOS0D			Hall capture input 0
P5	AN34	I	D / HighZ / VDDM	Analog Input 34
	EVADC_G8CH2			Analog input channel 2, group 8
R2	AN35	I	D / HighZ / VDDM	Analog Input 35
	EVADC_G8CH3			Analog input channel 3, group 8
N4	AN36/P40.6	I	S / HighZ / VDDM	Analog Input 36
	SENT_SENT0A			Receive input channel 0
	EVADC_G8CH4			Analog input channel 4, group 8
	CCU61_CCPOS1B			Hall capture input 1
P2	AN37/P40.7	I	S / HighZ / VDDM	Analog Input 37
	SENT_SENT1A			Receive input channel 1
	EVADC_G8CH5			Analog input channel 5, group 8
	CCU61_CCPOS1D			Hall capture input 1
N5	AN38/P40.8	I	S / HighZ / VDDM	Analog Input 38
	SENT_SENT2A			Receive input channel 2
	EVADC_G8CH6			Analog input channel 6, group 8
	CCU61_CCPOS2B			Hall capture input 2
P1	AN39/P40.9	I	S / HighZ / VDDM	Analog Input 39
	SENT_SENT3A			Receive input channel 3
	EVADC_G8CH7			Analog input channel 7, group 8
	CCU61_CCPOS2D			Hall capture input 2

表 2-16 系统 I/O

Ball	Symbol	Ctrl.	Buffer Type	Function
W17	VCAP1	I/O	—	External Switch Capacitor
W17	VCAP1	I/O	—	External Switch Capacitor
Y17	VCAP0	I/O	—	External Switch Capacitor
Y17	VCAP0	I/O	—	External Switch Capacitor
M20	XTAL1	I	XTAL / VEXT	XTAL pad1 XTAL1. Main Oscillator/PLL/Clock Generator Input.
M19	XTAL2	O	XTAL / VEXT	XTAL pad2 XTAL2. Main Oscillator/PLL/Clock Generator OUTPUT
K16	TMS	I	FAST / PD2 / VEXT	JTAG Module State Machine Control Input
	DAP1	I/O		DAP: DAP1 Data I/O

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-16 系统 I/O （续）

Ball	Symbol	Ctrl.	Buffer Type	Function
L19	TRST	I	FAST / PU2 / VEXT	JTAG Module Reset/Enable Input
J16	TCK	I	FAST / PD2 / VEXT	JTAG Module Clock Input
	DAP0	I		DAP: DAP0 Clock Input
G16	ESR1	I/O	FAST / PU1 / VEXT	ESR1 Port Pin input - can be used to trigger a reset or an NMI ESR1: External System Request Reset 1. Default NMI function. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR1WKP	I		ESR1 pin input
G17	PORST	I/O	PORST / PD / VEXT	PORST pin Power On Reset Input. Additional strong PD in case of power fail.
F16	ESR0	I/O	FAST / OD / VEXT	ESR0 Port Pin input - can be used to trigger a reset or an NMI ESR0: External System Request Reset 0. Default configuration during and after reset is open-drain driver. The driver drives low during power-on reset. This is valid additionally after deactivation of PORST_N until the internal reset phase has finished. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR0WKP	I		ESR0 pin input

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-17 电源

Ball	Symbol	Ctrl.	Buffer Type	Function
Y5	VDDM	I	—	ADC Analog Power Supply (5V / 3.3V)
G9, G10, G11, G12, H9, H10, H11, H12, J7, J8, J10, J11, J13, J14, K7, K8, K9, K10, K11, K12, K13, L7, L8, L9, L10, L11, L12, L13, L14, M7, M8, M10, M11, M13, M14, N9, N10, N11, P9, P10, P11	VSS	I	—	Digital Ground
D16, E15, G8, G13, H7, H14, N7, P8	VDD	I	—	Digital Core Power Supply (1.25V)
A2, B3, V19, W20	VEXT	I	—	External Power Supply (5V / 3.3V)
D5	VFLEX	I	—	Digital Power Supply for Flex Port Pads (5V / 3.3V)
A19, B18	VDDP3	I	—	Flash Power Supply (3.3V)
A20, B2, B19, D4, D17, E5, E16, T16, U17, W19, Y20	VSS	I	—	Digital Ground
Y4	VSSM	I	—	Analog Ground for VDDM
L20	VSS	I	—	Oscillator Ground, VSS(OSC)
N12, P12	VSS	I	—	Digital Ground
Y6	VAREF1	I	—	Positive Analog Reference Voltage 1
Y7	VAGND1	I	—	Negative Analog Reference Voltage 1

TC33x/TC32x 引脚定义和功能：LFBGA-292 封装变体引脚

表 2-17 电源 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
D6, D7, D8, D10, E4, E6, E8, E9, E10, E11, E12, F4, F5, G4, G5, H4, H5, J5, K14, L4, L5, L16, L17, M1, M2, M4, M5, M16, M17, N1, N2, N16, N17, P17, R4, R5, R16, R17, T1, T2, T4, T5, T13, T14, T15, T19, T20, U1, U2, U5, U13, U14, U15, U16, U20, V1, V2, V20, W1, W2, W3, W4, W5, Y2, Y3, Y16, Y18, Y19	NC	I	—	Not connected. These pins are reserved for future extensions and shall not be connected externally
A1, Y1, U4	NC1	I	—	Not connected. These pins are not connected on package level and will not be used for future extensions
T11	VEVRSB	I	—	Standby Power Supply (5V / 3.3V) for the Standby SRAM
N19	VDD	I	—	Digital Power Supply for Oscillator (1.25V), VDD(OSC)
N20	VEXT	I	—	Digital Power Supply for Oscillator (shall be supplied with same level as used for VEXT), VEXT(OSC)
N14, P13	VDDO	I	—	Switch capacitor EVRC Core regulator VDD supply output which shall be connected to other VDD pins externally on PCB level

2.2 LFBGA-180 封装 TC33x/TC32x 的变体引脚配置（用于特性封装 L 和 LP）

表 2-18 端口 P00 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
G4	P00.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	CCU61_CTRAPA			Trap input capture
	CCU60_T12HRE			External timer start 12
	P00.0	O0		General-purpose output
	GTM_TOUT9	O1		GTM muxed output
	IOM_REF0_9			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN3_ATX	O3		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O4		Reserved
	CAN10_TXD	O5		CAN transmit output node 0
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-18 端口 P00 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
H4	P00.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CCU60_CC60INB			T12 capture input 60
	ASCLIN3_ARXE			Receive input
	CAN10_RXDA			CAN receive input node 0
	CCU61_CC60INA			T12 capture input 60
	SENT_SENT0B			Receive input channel 0
	EVADC_G9CH11	AI		Analog input channel 11, group 9
	P00.1	O0		General-purpose output
	GTM_TOUT10	O1		GTM muxed output
	IOM_REF0_10			Reference input 0
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC0	O6		Transmit output
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
F3	P00.2	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SENT_SENT1B			Receive input channel 1
	EVADC_G9CH10	AI		Analog input channel 10, group 9
	P00.2	O0		General-purpose output
	GTM_TOUT11	O1		GTM muxed output
	IOM_REF0_11			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	QSPI3_SLSO4	O6		Master slave select output
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-18 端口 P00 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
F2	P00.3	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU60_CC61INB			T12 capture input 61
	CAN03_RXDA			CAN receive input node 3
	SENT_SENT2B			Receive input channel 2
	CCU61_CC61INA			T12 capture input 61
	EVADC_G9CH9	AI		Analog input channel 9, group 9
	P00.3	O0		General-purpose output
	GTM_TOUT12	O1		GTM muxed output
	IOM_REF0_12			Reference input 0
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC2	O6		Transmit output
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1
F1	P00.4	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SCU_E_REQ2_2			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	SENT_SENT3B			Receive input channel 3
	ASCLIN10_ARXA			Receive input
	EVADC_G9CH8	AI		Analog input channel 8, group 9
	P00.4	O0		General-purpose output
	GTM_TOUT13	O1		GTM muxed output
	IOM_REF0_13			Reference input 0
	—	O2		Reserved
	CAN11_TXD	O3		CAN transmit output node 1
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC3	O6		Transmit output
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-18 端口 P00 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
H3	P00.5	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU60_CC62INB			T12 capture input 62
	CCU61_CC62INA			T12 capture input 62
	SENT_SENT4B			Receive input channel 4
	CAN11_RXDB			CAN receive input node 1
	GTM_DTMT1_1			CDTM1_DTM0
	EVADC_G9CH7	AI		Analog input channel 7, group 9
	P00.5	O0		General-purpose output
	GTM_TOUT14	O1		GTM muxed output
	IOM_REF0_14			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC4	O6		Transmit output
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1
G3	P00.6	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SENT_SENT5B			Receive input channel 5
	ASCLIN5_ARXA			Receive input
	EVADC_G9CH6	AI		Analog input channel 6, group 9
	P00.6	O0		General-purpose output
	GTM_TOUT15	O1		GTM muxed output
	IOM_REF0_15			Reference input 0
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	SENT_SPC5	O6		Transmit output
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-18 端口 P00 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
G2	P00.7	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU61_CC60INC			T12 capture input 60
	GPT120_T2INA			Trigger/gate input of timer T2
	CCU61_CCPOS0A			Hall capture input 0
	CCU60_T12HRB			External timer start 12
	GTM_DTM0_2			CDTM0_DTM0
	EVADC_G9CH5	AI		Analog input channel 5, group 9
	P00.7	O0		General-purpose output
	GTM_TOUT16	O1		GTM muxed output
	ASCLIN5_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
G1	P00.8	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU61_CC61INC			T12 capture input 61
	GPT120_T2EUDA			Count direction control input of timer T2
	CCU61_CCPOS1A			Hall capture input 1
	CCU60_T13HRB			External timer start 13
	ASCLIN10_ARXB			Receive input
	EVADC_G9CH4	AI		Analog input channel 4, group 9
	P00.8	O0		General-purpose output
	GTM_TOUT17	O1		GTM muxed output
	QSPI3_SLSO6	O2		Master slave select output
	ASCLIN10_ATX	O3		Transmit output
	—	O4		Reserved
	EVADC_EMUX12	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-18 端口 P00 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
H2	P00.9	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN0_1			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_1			Mux input channel 0 of TIM module 0
	CCU61_CC62INC			T12 capture input 62
	CCU61_CCPOS2A			Hall capture input 2
	GPT120_T4EUDA			Count direction control input of timer T4
	CCU60_T13HRC			External timer start 13
	CCU60_T12HRC			External timer start 12
	EVADC_G9CH3	AI		Analog input channel 3, group 9
	P00.9	O0		General-purpose output
	GTM_TOUT18	O1		GTM muxed output
	QSPI3_SLS07	O2		Master slave select output
	ASCLIN3_ARTS	O3		Ready to send output
	—	O4		Reserved
	ASCLIN4_ATX	O5		Transmit output
	—	O6		Reserved
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1
H1	P00.12	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN3_1			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_1			Mux input channel 3 of TIM module 0
	ASCLIN3_ACTSA			Clear to send input
	ASCLIN4_ARXA			Receive input
	EVADC_G9CH0	AI		Analog input channel 0, group 9
	P00.12	O0		General-purpose output
	GTM_TOUT21	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT63	O7		T13 PWM channel 63
	IOM_MON1_7			Monitor input 1
	IOM_REF1_7			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-19 端口 P02 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
B1	P02.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_2			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_2			Mux input channel 0 of TIM module 0
	CCU61_CC60INB			T12 capture input 60
	ASCLIN2_ARXG			Receive input
	CCU60_CC60INA			T12 capture input 60
	SCU_E_REQ3_2			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.0	O0		General-purpose output
	GTM_TOUT0	O1		GTM muxed output
	IOM_REF0_0			Reference input 0
	ASCLIN2_ATX			Transmit output
	IOM_MON2_14	O2		Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO1			Master slave select output
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	ERAY0_TXDA	O6		Transmit Channel A
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-19 端口 P02 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
C1	P02.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_2			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_2			Mux input channel 1 of TIM module 0
	ERAY0_RXDA2			Receive Channel A2
	ASCLIN2_ARXB			Receive input
	CAN00_RXDA			CAN receive input node 0
	SCU_E_REQ2_1			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.1	O0		General-purpose output
	GTM_TOUT1	O1		GTM muxed output
	IOM_REF0_1			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO2	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-19 端口 P02 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
C2	P02.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_2			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_2			Mux input channel 2 of TIM module 0
	CCU61_CC61INB			T12 capture input 61
	CCU60_CC61INA			T12 capture input 61
	P02.2	O0		General-purpose output
	GTM_TOUT2	O1		GTM muxed output
	IOM_REF0_2			Reference input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ERAY0_TXDB	O6		Transmit Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
D3	P02.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_2			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_2			Mux input channel 3 of TIM module 0
	ERAY0_RXDB2			Receive Channel B2
	CAN02_RXDB			CAN receive input node 2
	ASCLIN1_ARXG			Receive input
	P02.3	O0		General-purpose output
	GTM_TOUT3	O1		GTM muxed output
	IOM_REF0_3			Reference input 0
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI3_SLSO4	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-19 端口 P02 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
D2	P02.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN4_1			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_1			Mux input channel 4 of TIM module 0
	CCU61_CC62INB			T12 capture input 62
	QSPI3_SLSIA			Slave select input
	CCU60_CC62INA			T12 capture input 62
	CAN11_RXDA			CAN receive input node 1
	P02.4	O0		General-purpose output
	GTM_TOUT4	O1		GTM muxed output
	IOM_REF0_4			Reference input 0
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_SLSO0	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENA	O6		Transmit Enable Channel A
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
D1	P02.5	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_1			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_1			Mux input channel 5 of TIM module 0
	QSPI3_MRSTA			Master SPI data input
	SENT_SENT3C			Receive input channel 3
	P02.5	O0		General-purpose output
	GTM_TOUT5	O1		GTM muxed output
	IOM_REF0_5			Reference input 0
	CAN11_TXD	O2		CAN transmit output node 1
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-19 端口 P02 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
E1	P02.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_1			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_1			Mux input channel 6 of TIM module 0
	CCU60_CC60INC			T12 capture input 60
	SENT_SENT2C			Receive input channel 2
	GPT120_T3INA			Trigger/gate input of core timer T3
	CCU60_CCPOS0A			Hall capture input 0
	CCU61_T12HRB			External timer start 12
	QSPI3_MTSRA			Slave SPI data input
	P02.6	O0		General-purpose output
	GTM_TOUT6	O1		GTM muxed output
	IOM_REF0_6			Reference input 0
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-19 端口 P02 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
E2	P02.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_1			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_1			Mux input channel 7 of TIM module 0
	CCU60_CC61INC			T12 capture input 61
	SENT_SENT1C			Receive input channel 1
	GPT120_T3EUDA			Count direction control input of core timer T3
	CCU60_CCPOS1A			Hall capture input 1
	QSPI3_SCLKA			Slave SPI clock inputs
	CCU61_T13HRB			External timer start 13
	P02.7			O0
	GTM_TOUT7	O1		GTM muxed output
	IOM_REF0_7			Reference input 0
	—	O2		Reserved
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0
	SENT_SPC1	O6		Transmit output
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
E3	P02.8	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CCU60_CC62INC			T12 capture input 62
	SENT_SENT0C			Receive input channel 0
	CCU60_CCPOS2A			Hall capture input 2
	GPT120_T4INA			Trigger/gate input of timer T4
	CCU61_T12HRC			External timer start 12
	CCU61_T13HRC			External timer start 13
	P02.8			O0
	GTM_TOUT8	O1		GTM muxed output
	IOM_REF0_8			Reference input 0
	QSPI3_SLSO5	O2		Master slave select output
	ASCLIN8_ASCLK	O3		Shift clock output
	—	O4		Reserved
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-20 端口 P10 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
B3	P10.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_3			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_3			Mux input channel 1 of TIM module 0
	GPT120_T5EUDB			Count direction control input of timer T5
	QSPI1_MRSTA			Master SPI data input
	GTM_DTMT0_1			CDTMO_DTM0
	P10.1	O0		General-purpose output
	GTM_TOUT103	O1		GTM muxed output
	QSPI1_MTSR	O2		Master SPI data output
	QSPI1_MRST	O3		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
A3	P10.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_3			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_3			Mux input channel 2 of TIM module 0
	CAN02_RXDE			CAN receive input node 2
	QSPI1_SCLKA			Slave SPI clock inputs
	GPT120_T6INB			Trigger/gate input of core timer T6
	SCU_E_REQ2_0			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P10.2	O0		General-purpose output
	GTM_TOUT104	O1		GTM muxed output
	IOM_MON2_9			Monitor input 2
	—	O2		Reserved
	QSPI1_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-20 端口 P10 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A2	P10.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_3			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_3			Mux input channel 3 of TIM module 0
	QSPI1_MTSRA			Slave SPI data input
	SCU_E_REQ3_0			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	GPT120_T5INB			Trigger/gate input of timer T5
	P10.3	O0		General-purpose output
	GTM_TOUT105	O1		GTM muxed output
	IOM_MON2_10			Monitor input 2
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	CAN02_TXD	O6		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	—	O7		Reserved
B4	P10.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_2			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_2			Mux input channel 6 of TIM module 0
	QSPI1_MTSRC			Slave SPI data input
	CCU60_CCPOS0C			Hall capture input 0
	GPT120_T3INB			Trigger/gate input of core timer T3
	ASCLIN11_ARXB			Receive input
	P10.4	O0		General-purpose output
	GTM_TOUT106	O1		GTM muxed output
	IOM_MON2_11			Monitor input 2
	—	O2		Reserved
	QSPI1_SLSO8	O3		Master slave select output
	QSPI1_MTSR	O4		Master SPI data output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-20 端口 P10 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
F4	P10.5	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_4			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_4			Mux input channel 2 of TIM module 0
	PMS_HWCFG4IN			HWCFG4 pin input
	P10.5	O0		General-purpose output
	GTM_TOUT107	O1		GTM muxed output
	IOM_REF2_9			Reference input 2
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO8	O3		Master slave select output
	QSPI1_SLSO9	O4		Master slave select output
	GPT120_T6OUT	O5		External output for overflow/underflow detection of core timer T6
	ASCLIN2_ASLSO	O6		Slave select signal output
	—	O7		Reserved
E4	P10.6	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_4			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_4			Mux input channel 3 of TIM module 0
	ASCLIN2_ARXD			Receive input
	QSPI3_MTSRB			Slave SPI data input
	PMS_HWCFG5IN			HWCFG5 pin input
	P10.6	O0		General-purpose output
	GTM_TOUT108	O1		GTM muxed output
	IOM_REF2_10			Reference input 2
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_MTSR	O3		Master SPI data output
	GPT120_T3OUT	O4		External output for overflow/underflow detection of core timer T3
	—	O5		Reserved
	QSPI1_MRST	O6		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-21 端口 P11 的功能

Ball	Symbol	Ctrl.	Buffer Type	Function
A6	P11.2	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.2	O0		General-purpose output
	GTM_TOUT95	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO5	O3		Master slave select output
	QSPI1_SLSO5	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1
B6	P11.3	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MRSTB			Master SPI data input
	P11.3	O0		General-purpose output
	GTM_TOUT96	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MRST	O3		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	ERAY0_TXDA	O4		Transmit Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1
C6	P11.6	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_SCLKB			Slave SPI clock inputs
	P11.6	O0		General-purpose output
	GTM_TOUT97	O1		GTM muxed output
	ERAY0_TXENB	O2		Transmit Enable Channel B
	QSPI1_SCLK	O3		Master SPI clock output
	ERAY0_TXENA	O4		Transmit Enable Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-21 端口 P11 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
D6	P11.8	I	SLOW / PU1 / VFLEX / ES	General-purpose input
	CAN12_RXDD			CAN receive input node 2
	P11.8	O0		General-purpose output
	GTM_TOUT124	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
A5	P11.9	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MTSRB			Slave SPI data input
	ERAY0_RXDA1			Receive Channel A1
	P11.9	O0		General-purpose output
	GTM_TOUT98	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-21 端口 P11 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B5	P11.10	I	FAST / PU1 / VFLEX / ES	General-purpose input
	CAN03_RXDD			CAN receive input node 3
	ERAY0_RXDB1			Receive Channel B1
	ASCLIN1_ARXE			Receive input
	SCU_E_REQ6_3			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	QSPI1_SLSIA			Slave select input
	P11.10	O0		General-purpose output
	GTM_TOUT99	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO3	O3		Master slave select output
	QSPI1_SLSO3	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
C5	P11.11	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.11	O0		General-purpose output
	GTM_TOUT100	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO4	O3		Master slave select output
	QSPI1_SLSO4	O4		Master slave select output
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-21 端口 P11 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A4	P11.12	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.12	O0		General-purpose output
	GTM_TOUT101	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	GTM_CLK2	O3		CGM generated clock
	ERAY0_TXDB	O4		Transmit Channel B
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	CCU_EXTCLK1	O6		External Clock 1
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

表 2-22 端口 P13 的功能

Ball	Symbol	Ctrl.	Buffer Type	Function
A7	P13.0	I	FAST / PU1 / VEXT / ES6	General-purpose input
	ASCLIN10_ARXC			Receive input
	P13.0	O0		General-purpose output
	GTM_TOUT91	O1		GTM muxed output
	ASCLIN10_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CAN10_TXD	O7		CAN transmit output node 0

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-22 端口 P13 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B7	P13.1	I	FAST / PU1 / VEXT / ES6	General-purpose input
	CAN10_RXDD			CAN receive input node 0
	ASCLIN10_ARXD			Receive input
	P13.1	O0		General-purpose output
	GTM_TOUT92	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
A8	P13.2	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GPT120_CAPINA			Trigger input to capture value of timer T5 into CAPREL register
	P13.2	O0		General-purpose output
	GTM_TOUT93	O1		GTM muxed output
	ASCLIN10_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
B8	P13.3	I	FAST / PU1 / VEXT / ES6	General-purpose input
	P13.3	O0		General-purpose output
	GTM_TOUT94	O1		GTM muxed output
	ASCLIN10_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-23 端口 P14 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
A9	P14.0	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN3_5			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_5			Mux input channel 3 of TIM module 0
	P14.0	O0		General-purpose output
	GTM_TOUT80	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	ERAY0_TXDA	O3		Transmit Channel A
	ERAY0_TXDB	O4		Transmit Channel B
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-23 端口 P14 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B10	P14.1	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN4_3			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_3			Mux input channel 4 of TIM module 0
	ERAY0_RXDA3			Receive Channel A3
	ASCLIN0_ARXA			Receive input
	ERAY0_RXDB3			Receive Channel B3
	CAN01_RXDB			CAN receive input node 1
	SCU_E_REQ3_1			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	PMS_PINAWKP			PINA (P14.1) pin input
	P14.1	O0		General-purpose output
	GTM_TOUT81	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1
D9	P14.2	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_3			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_3			Mux input channel 5 of TIM module 0
	PMS_HWCFG2IN			HWCFG2 pin input
	P14.2	O0		General-purpose output
	GTM_TOUT82	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO1	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ASCLIN2_ASCLK	O6		Shift clock output
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-23 端口 P14 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
C11	P14.3	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_3			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_3			Mux input channel 6 of TIM module 0
	PMS_HWCFG3IN			HWCFG3 pin input
	ASCLIN2_ARXA			Receive input
	SCU_E_REQ1_0			ERU Channel 1 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P14.3	O0		General-purpose output
	GTM_TOUT83	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO3	O3		Master slave select output
	ASCLIN1_ASLSO	O4		Slave select signal output
	ASCLIN3_ASLSO	O5		Slave select signal output
	—	O6		Reserved
	—	O7		Reserved
C10	P14.4	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_2			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_2			Mux input channel 7 of TIM module 0
	PMS_HWCFG6IN			HWCFG6 pin input
	GTM_DTMT0_0			CDTM0_DTM0
	P14.4	O0		General-purpose output
	GTM_TOUT84	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-23 端口 P14 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B9	P14.5	I	FAST / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_4			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_4			Mux input channel 0 of TIM module 0
	PMS_HWCFG1IN			HWCFG1 pin input
	P14.5	O0		General-purpose output
	GTM_TOUT85	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXDB	O6		Transmit Channel B
	—	O7		Reserved
C9	P14.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_4			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_4			Mux input channel 1 of TIM module 0
	P14.6	O0		General-purpose output
	GTM_TOUT86	O1		GTM muxed output
	—	O2		Reserved
	QSPI2_SLSO2	O3		Master slave select output
	CAN13_TXD	O4		CAN transmit output node 3
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	—	O7		Reserved

表 2-24 端口 P15 的功能

Ball	Symbol	Ctrl.	Buffer Type	Function
A13	P15.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	P15.0	O0		General-purpose output
	GTM_TOUT71	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO13	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	—	O7		Reserved
A12	P15.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN02_RXDA			CAN receive input node 2
	ASCLIN1_ARXA			Receive input
	QSPI2_SLSIB			Slave select input
	SCU_E_REQ7_2			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.1	O0		General-purpose output
	GTM_TOUT72	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_SLSO5	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-24 端口 P15 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B12	P15.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_SLSIA			Slave select input
	QSPI2_MRSTE			Master SPI data input
	QSPI2_HSICINA			Highspeed capture channel
	P15.2	O0		General-purpose output
	GTM_TOUT73	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SLSO0	O3		Master slave select output
	—	O4		Reserved
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	—	O7		Reserved
A10	P15.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN01_RXDA			CAN receive input node 1
	ASCLIN0_ARXB			Receive input
	QSPI2_SCLKA			Slave SPI clock inputs
	QSPI2_HSICINB			Highspeed capture channel
	P15.3	O0		General-purpose output
	GTM_TOUT74	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-24 端口 P15 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
B11	P15.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_MRSTA			Master SPI data input
	SCU_E_REQ0_0			ERU Channel 0 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.4	O0		General-purpose output
	GTM_TOUT75	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_MRST	O3		Slave SPI data output
	IOM_MON2_2			Monitor input 2
	IOM_REF2_2			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
	D10	P15.5		I
ASCLIN1_ARXB		Receive input		
QSPI2_MTSRA		Slave SPI data input		
SCU_E_REQ4_3		ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)		
P15.5		O0	General-purpose output	
GTM_TOUT76		O1	GTM muxed output	
ASCLIN1_ATX		O2	Transmit output	
IOM_MON2_13			Monitor input 2	
IOM_REF2_13			Reference input 2	
QSPI2_MTSR		O3	Master SPI data output	
—		O4	Reserved	
—		O5	Reserved	
—		O6	Reserved	
CCU60_CC61		O7	T12 PWM channel 61	
IOM_MON1_1			Monitor input 1	
IOM_REF1_5			Reference input 1	

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-24 端口 P15 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
A11	P15.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_6			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_6			Mux input channel 0 of TIM module 0
	QSPI2_MTSRB			Slave SPI data input
	P15.6	O0		General-purpose output
	GTM_TOUT77	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI2_MTSR	O3		Master SPI data output
	—	O4		Reserved
	QSPI2_SCLK	O5		Master SPI clock output
	ASCLIN3_ASCLK	O6		Shift clock output
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1
D8	P15.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_5			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_5			Mux input channel 1 of TIM module 0
	ASCLIN3_ARXA			Receive input
	QSPI2_MRSTB			Master SPI data input
	P15.7	O0		General-purpose output
	GTM_TOUT78	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI2_MRST	O3		Slave SPI data output
	IOM_MON2_2			Monitor input 2
	IOM_REF2_2			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-24 端口 P15 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
D7	P15.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_5			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_5			Mux input channel 2 of TIM module 0
	QSPI2_SCLKB			Slave SPI clock inputs
	SCU_E_REQ5_0			ERU Channel 5 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.8	O0		General-purpose output
	GTM_TOUT79	O1		GTM muxed output
	—	O2		Reserved
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	ASCLIN3_ASCLK	O6		Shift clock output
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-25 端口 P20 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
H13	P20.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_7			Mux input channel 6 of TIM module 1
	GTM_TIM1_IN4_9			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN6_7			Mux input channel 6 of TIM module 0
	CAN03_RXDC			CAN receive input node 3
	CCU_PAD_SYSCLK			Sysclk input
	CBS_TGI0			Trigger input
	SCU_E_REQ6_0			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	GPT120_T6EUDA			Count direction control input of core timer T6
	P20.0			O0
	GTM_TOUT59	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	CBS_TGO0	O		Trigger output
G13	P20.2	I	S / PU / VEXT	General-purpose input This pin is latched at power on reset release to enter test mode.
	TESTMODE			Testmode Enable Input

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-25 端口 P20 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
G12	P20.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	ASCLIN3_ARXC			Receive input
	GPT120_T6INA			Trigger/gate input of core timer T6
	P20.3	O0		General-purpose output
	GTM_TOUT61	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI0_SLSO9	O3		Master slave select output
	QSPI2_SLSO9	O4		Master slave select output
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	—	O6		Reserved
	—	O7		Reserved
F11	P20.6	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CAN12_RXDA			CAN receive input node 2
	ASCLIN9_ARXE			Receive input
	P20.6	O0		General-purpose output
	GTM_TOUT62	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	QSPI0_SLSO8	O3		Master slave select output
	QSPI2_SLSO8	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-25 端口 P20 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
E12	P20.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN00_RXDB			CAN receive input node 0
	ASCLIN1_ACTSA			Clear to send input
	ASCLIN9_ARXF			Receive input
	P20.7	O0		General-purpose output
	GTM_TOUT63	O1		GTM muxed output
	ASCLIN9_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	CAN12_TXD	O5		CAN transmit output node 2
	—	O6		Reserved
	CCU61_COUT63	O7		T13 PWM channel 63
	IOM_MON1_7			Monitor input 1
	IOM_REF1_7			Reference input 1
F12	P20.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_3			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_3			Mux input channel 7 of TIM module 0
	P20.8	O0		General-purpose output
	GTM_TOUT64	O1		GTM muxed output
	ASCLIN1_ASLSO	O2		Slave select signal output
	QSPI0_SLSO0	O3		Master slave select output
	QSPI1_SLSO0	O4		Master slave select output
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-25 端口 P20 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
D12	P20.9	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN03_RXDE			CAN receive input node 3
	ASCLIN1_ARXC			Receive input
	QSPI0_SLSIB			Slave select input
	SCU_E_REQ7_0			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P20.9	O0		General-purpose output
	GTM_TOUT65	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO1	O3		Master slave select output
	QSPI1_SLSO1	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1
C14	P20.10	I	FAST / PU1 / VEXT / ES	General-purpose input
	P20.10	O0		General-purpose output
	GTM_TOUT66	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO6	O3		Master slave select output
	QSPI2_SLSO7	O4		Master slave select output
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-25 端口 P20 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
D14	P20.11	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SCLKA			Slave SPI clock inputs
	P20.11	O0		General-purpose output
	GTM_TOUT67	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1
D13	P20.12	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MRSTA			Master SPI data input
	IOM_PIN_13			GPIO pad input to FPC
	P20.12	O0		General-purpose output
	GTM_TOUT68	O1		GTM muxed output
	IOM_MON0_13			Monitor input 0
	—	O2		Reserved
	QSPI0_MRST	O3		Slave SPI data output
	IOM_MON2_0			Monitor input 2
	IOM_REF2_0			Reference input 2
	QSPI0_MTSR	O4		Master SPI data output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-25 端口 P20 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
C13	P20.13	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SLSIA			Slave select input
	IOM_PIN_14			GPIO pad input to FPC
	P20.13	O0		General-purpose output
	GTM_TOUT69	O1		GTM muxed output
	IOM_MON0_14			Monitor input 0
	—	O2		Reserved
	QSPI0_SLSO2	O3		Master slave select output
	QSPI1_SLSO2	O4		Master slave select output
	QSPI0_SCLK	O5		Master SPI clock output
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
B14	P20.14	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MTSRA			Slave SPI data input
	IOM_PIN_15			GPIO pad input to FPC
	DMU_FDEST			Enter destructive debug mode
	P20.14	O0		General-purpose output
	GTM_TOUT70	O1		GTM muxed output
	IOM_MON0_15			Monitor input 0
	—	O2		Reserved
	QSPI0_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-26 端口 P21 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
H12	P21.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	ASCLIN11_ARXC			Receive input
	P21.0	O0		General-purpose output
	GTM_TOUT51	O1		GTM muxed output
	ASCLIN11_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	HSM_HSM1	O		Pin Output Value
K13	P21.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_7			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_7			Mux input channel 0 of TIM module 0
	SCU_EMGSTOP_POR T_B			Emergency stop Port Pin B input request
	ASCLIN11_ARXE			Receive input
	P21.2	O0		General-purpose output
	GTM_TOUT53	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
J14	P21.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_6			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_6			Mux input channel 1 of TIM module 0
	P21.3	O0		General-purpose output
	GTM_TOUT54	O1		GTM muxed output
	ASCLIN11_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-26 端口 P21 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
J13	P21.4	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN2_6			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_6			Mux input channel 2 of TIM module 0
	P21.4	O0		General-purpose output
	GTM_TOUT55	O1		GTM muxed output
	ASCLIN11_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
H14	P21.5	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN3_6			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_6			Mux input channel 3 of TIM module 0
	ASCLIN11_ARXF			Receive input
	P21.5	O0		General-purpose output
	GTM_TOUT56	O1		GTM muxed output
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN11_ATX	O3		Transmit output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-26 端口 P21 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
F13	P21.6/TDI	I	FAST / PD / PU2 / VEXT / ES3	General-purpose input PD during Reset and in DAP/DAPE or JTAG mode. After Reset release and when not in DAP/DAPE or JTAG mode: PU. In Standby mode: HighZ.
	GTM_TIM1_IN4_8			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_8			Mux input channel 4 of TIM module 0
	GPT120_T5EUDA			Count direction control input of timer T5
	ASCLIN3_ARXF			Receive input
	CBS_TGI2			Trigger input
	TDI			JTAG Module Data Input
	P21.6	O0		General-purpose output
	GTM_TOUT57	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T3OUT	O7		External output for overflow/underflow detection of core timer T3
	CBS_TGO2	O		Trigger output
	DAP3	I/O		DAP: DAP3 Data I/O

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-26 端口 P21 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
F14	P21.7/TDO	I	FAST / PU2 / VEXT / ES4	General-purpose input
	GTM_TIM1_IN5_7			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_7			Mux input channel 5 of TIM module 0
	GPT120_T5INA			Trigger/gate input of timer T5
	CBS_TGI3			Trigger input
	P21.7	O0		General-purpose output
	GTM_TOUT58	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T6OUT	O7		External output for overflow/underflow detection of core timer T6
	CBS_TGO3	O		Trigger output
	DAP2	I/O		DAP: DAP2 Data I/O
	TDO	O		JTAG Module Data Output

表 2-27 端口 P22 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
J11	P22.0	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN1_7			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_7			Mux input channel 1 of TIM module 0
	ASCLIN6_ARXE			Receive input
	QSPI3_MTSRD			Slave SPI data input
	P22.0	O0		General-purpose output
	GTM_TOUT47	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	ASCLIN6_ATX	O7		Transmit output

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-27 端口 P22 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
L12	P22.1	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN0_8			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_8			Mux input channel 0 of TIM module 0
	ASCLIN7_ARXE			Receive input
	QSPI3_MRSTD			Master SPI data input
	P22.1	O0		General-purpose output
	GTM_TOUT48	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	ASCLIN7_ATX	O7		Transmit output
H11	P22.2	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN3_7			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_7			Mux input channel 3 of TIM module 0
	P22.2	O0		General-purpose output
	GTM_TOUT49	O1		GTM muxed output
	ASCLIN5_ATX	O2		Transmit output
	QSPI3_SLSO12	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-27 端口 P22 功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
J12	P22.3	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN4_4			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_4			Mux input channel 4 of TIM module 0
	ASCLIN5_ARXC			Receive input
	QSPI3_SCLKD			Slave SPI clock inputs
	P22.3	O0		General-purpose output
	GTM_TOUT50	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

表 2-28 端口 P23 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
N14	P23.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_4			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_4			Mux input channel 6 of TIM module 0
	ASCLIN6_ARXF			Receive input
	P23.1	O0		General-purpose output
	GTM_TOUT42	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	—	O3		Reserved
	GTM_CLK0	O4		CGM generated clock
	CAN10_TXD	O5		CAN transmit output node 0
	CCU_EXTCLK0	O6		External Clock 0
	ASCLIN6_ASCLK	O7		Shift clock output

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
M9	P33.0	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN4_6			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_6			Mux input channel 4 of TIM module 0
	IOM_PIN_0			GPIO pad input to FPC
	GTM_DTMT1_2			CDTM1_DTM0
	P33.0	O0		General-purpose output
	GTM_TOUT22	O1		GTM muxed output
	IOM_MON0_0			Monitor input 0
	IOM_GTM_0			GTM-provided inputs to EXOR combiner
	ASCLIN5_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
M8	P33.1	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN5_6			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_6			Mux input channel 5 of TIM module 0
	ASCLIN8_ARXC			Receive input
	IOM_PIN_1			GPIO pad input to FPC
	P33.1	O0		General-purpose output
	GTM_TOUT23	O1		GTM muxed output
	IOM_MON0_1			Monitor input 0
	IOM_GTM_1			GTM-provided inputs to EXOR combiner
	ASCLIN3_ASLSO	O2		Slave select signal output
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
P8	P33.2	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN6_6			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_6			Mux input channel 6 of TIM module 0
	IOM_PIN_2			GPIO pad input to FPC
	P33.2	O0		General-purpose output
	GTM_TOUT24	O1		GTM muxed output
	IOM_MON0_2			Monitor input 0
	IOM_GTM_2			GTM-provided inputs to EXOR combiner
	ASCLIN3_ASCLK	O2		Shift clock output
	QSPI2_SLSO10	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved
N8	P33.3	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN7_6			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_6			Mux input channel 7 of TIM module 0
	IOM_PIN_3			GPIO pad input to FPC
	P33.3	O0		General-purpose output
	GTM_TOUT25	O1		GTM muxed output
	IOM_MON0_3			Monitor input 0
	IOM_GTM_3			GTM-provided inputs to EXOR combiner
	ASCLIN5_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
L8	P33.4	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN0_10			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_10			Mux input channel 0 of TIM module 0
	CCU61_CTRAPC			Trap input capture
	ASCLIN5_ARXB			Receive input
	IOM_PIN_4			GPIO pad input to FPC
	P33.4	O0		General-purpose output
	GTM_TOUT26	O1		GTM muxed output
	IOM_MON0_4			Monitor input 0
	IOM_GTM_4			GTM-provided inputs to EXOR combiner
	ASCLIN2_ARTS	O2		Ready to send output
	QSPI2_SLSO12	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX12	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CAN13_TXD	O7		CAN transmit output node 3
N9	P33.5	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN1_8			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_8			Mux input channel 1 of TIM module 0
	GPT120_T4EUDB			Count direction control input of timer T4
	ASCLIN2_ACTSB			Clear to send input
	CCU61_CCPOS2C			Hall capture input 2
	SENT_SENT5C			Receive input channel 5
	CAN13_RXDB			CAN receive input node 3
	IOM_PIN_5			GPIO pad input to FPC
	P33.5	O0		General-purpose output
	GTM_TOUT27	O1		GTM muxed output
	IOM_MON0_5			Monitor input 0
	IOM_GTM_5			GTM-provided inputs to EXOR combiner
	QSPI0_SLSO7	O2		Master slave select output
	QSPI1_SLSO7	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	ASCLIN5_ASLSO	O7		Slave select signal output

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
P9	P33.6	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN2_9			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_9			Mux input channel 2 of TIM module 0
	GPT120_T2EUIDB			Count direction control input of timer T2
	SENT_SENT4C			Receive input channel 4
	CCU61_CCPOS1C			Hall capture input 1
	ASCLIN8_ARXD			Receive input
	IOM_PIN_6			GPIO pad input to FPC
	P33.6	O0		General-purpose output
	GTM_TOUT28	O1		GTM muxed output
	IOM_MON0_6			Monitor input 0
	IOM_GTM_6			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI2_SLSO11	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	—	O7		Reserved
L10	P33.7	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN3_9			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_9			Mux input channel 3 of TIM module 0
	CAN00_RXDE			CAN receive input node 0
	GPT120_T2INB			Trigger/gate input of timer T2
	CCU61_CCPOS0C			Hall capture input 0
	SCU_E_REQ4_0			ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	IOM_PIN_7			GPIO pad input to FPC
	P33.7	O0		General-purpose output
	GTM_TOUT29	O1		GTM muxed output
	IOM_MON0_7			Monitor input 0
	IOM_GTM_7			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASCLK	O2		Shift clock output
	—	O3		Reserved
	ASCLIN8_ATX	O4		Transmit output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
L9	P33.8	I	FAST / HighZ / VEVRSB	General-purpose input
	GTM_TIM1_IN4_7			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_7			Mux input channel 4 of TIM module 0
	ASCLIN2_ARXE			Receive input
	SCU_EMGSTOP_PORT_A			Emergency stop Port Pin A input request
	IOM_PIN_8			GPIO pad input to FPC
	P33.8	O0		General-purpose output
	GTM_TOUT30	O1		GTM muxed output
	IOM_MON0_8			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
	SMU_FSP0	O		FSP[1..0] Output Signals - Generated by SMU_core

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
P10	P33.9	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN1_9			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_9			Mux input channel 1 of TIM module 0
	QSPI3_HSI CINA			Highspeed capture channel
	IOM_PIN_9			GPIO pad input to FPC
	P33.9	O0		General-purpose output
	GTM_TOUT31	O1		GTM muxed output
	IOM_MON0_9			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	ASCLIN2_ASCLK	O4		Shift clock output
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ATX	O6		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
N11	P33.10	I	FAST / PU1 / VEVRB / ES5	General-purpose input
	GTM_TIM1_IN0_9			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_9			Mux input channel 0 of TIM module 0
	QSPI3_HSCINB			Highspeed capture channel
	CAN01_RXDD			CAN receive input node 1
	ASCLIN0_ARXD			Receive input
	IOM_PIN_10			GPIO pad input to FPC
	P33.10	O0		General-purpose output
	GTM_TOUT32	O1		GTM muxed output
	IOM_MON0_10			Monitor input 0
	QSPI1_SLSO6	O2		Master slave select output
	—	O3		Reserved
	ASCLIN1_ASLSO	O4		Slave select signal output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1
	SMU_FSP1	O		FSP[1..0] Output Signals - Generated by SMU_core
N10	P33.11	I	FAST / PU1 / VEVRB / ES5	General-purpose input
	GTM_TIM1_IN2_8			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_8			Mux input channel 2 of TIM module 0
	IOM_PIN_11			GPIO pad input to FPC
	P33.11	O0		General-purpose output
	GTM_TOUT33	O1		GTM muxed output
	IOM_MON0_11			Monitor input 0
	ASCLIN1_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-29 端口 P33 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
M10	P33.12	I	FAST / PU1 / VEVRSB / ES5	General-purpose input
	CAN00_RXDD			CAN receive input node 0
	PMS_PINBWKP			PINB (P33.12) pin input
	IOM_PIN_12			GPIO pad input to FPC
	P33.12	O0		General-purpose output
	GTM_TOUT34	O1		GTM muxed output
	IOM_MON0_12			Monitor input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	—	O3		Reserved
	ASCLIN1_ASCLK	O4		Shift clock output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1

表 2-30 端口 P34 功能

Ball	Symbol	Ctrl.	Buffer Type	Function
M7	P34.1	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	P34.1	O0		General-purpose output
	—	O1		Reserved
	ASCLIN4_ATX	O2		Transmit output
	—	O3		Reserved
	CAN00_TXD	O4		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-30 端口 P34 的功能（续）

Ball	Symbol	Ctrl.	Buffer Type	Function	
N7	P34.2	I	SLOW / PU1 / VEVRSB / ES	General-purpose input	
	ASCLIN4_ARXB			Receive input	
	CAN00_RXDG			CAN receive input node 0	
	P34.2	O0		General-purpose output	
	—	O1		Reserved	
	—	O2		Reserved	
	—	O3		Reserved	
	—	O4		Reserved	
	—	O5		Reserved	
	—	O6		Reserved	
	CCU60_CC60	O7		T12 PWM channel 60	
	IOM_MON1_2			Monitor input 1	
	IOM_REF1_6			Reference input 1	
P7	P34.3	I	SLOW / PU1 / VEVRSB / ES	General-purpose input	
	P34.3			O0	General-purpose output
	—			O1	Reserved
	ASCLIN4_ASCLK	O2		Shift clock output	
	—	O3		Reserved	
	QSPI2_SLSO10	O4		Master slave select output	
	—	O5		Reserved	
	—	O6		Reserved	
	CCU60_COUT60	O7		T12 PWM channel 60	
	IOM_MON1_3			Monitor input 1	
	IOM_REF1_3			Reference input 1	

表 2-31 模拟输入

Ball	Symbol	Ctrl.	Buffer Type	Function
L7	AN0	I	D / HighZ / VDDM	Analog Input 0
	EVADC_G0CH0			Analog input channel 0, group 0
P6	AN1	I	D / HighZ / VDDM	Analog Input 1
	EVADC_G0CH1			Analog input channel 1, group 0
L6	AN2	I	D / HighZ / VDDM	Analog Input 2
	EVADC_G0CH2			Analog input channel 2, group 0
M6	AN3	I	D / HighZ / VDDM	Analog Input 3
	EVADC_G0CH3			Analog input channel 3, group 0

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-31 模拟输入（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
N6	AN4	I	D / HighZ / VDDM	Analog Input 4
	EVADC_G0CH4			Analog input channel 4, group 0
	EVADC_G8CH8			Analog input channel 8, group 8
L5	AN5	I	D / HighZ / VDDM	Analog Input 5
	EVADC_G0CH5			Analog input channel 5, group 0
	EVADC_G8CH9			Analog input channel 9, group 8
M5	AN6	I	D / HighZ / VDDM	Analog Input 6
	EVADC_G0CH6			Analog input channel 6, group 0
	EVADC_G8CH10			Analog input channel 10, group 8
P5	AN7	I	D / HighZ / VDDM	Analog Input 7
	EVADC_G0CH7			Analog input channel 7, group 0
	EVADC_G8CH11			Analog input channel 11, group 8
N5	AN8	I	D / HighZ / VDDM	Analog Input 8
	EVADC_G1CH0			Analog input channel 0, group 1
	EVADC_G8CH12			Analog input channel 12, group 8
N3	AN9	I	D / HighZ / VDDM	Analog Input 9
	EVADC_G1CH1			Analog input channel 1, group 1
	EVADC_G8CH13			Analog input channel 13, group 8
M4	AN10	I	D / HighZ / VDDM	Analog Input 10
	EVADC_G1CH2			Analog input channel 2, group 1
	EVADC_G8CH14			Analog input channel 14, group 8
N4	AN11	I	D / HighZ / VDDM	Analog Input 11
	EVADC_G1CH3			Analog input channel 3, group 1
	EVADC_G8CH15			Analog input channel 15, group 8
M3	AN12	I	D / HighZ / VDDM	Analog Input 12
	EVADC_G1CH4			Analog input channel 4, group 1
N2	AN13	I	D / HighZ / VDDM	Analog Input 13
	EVADC_G1CH5			Analog input channel 5, group 1
L4	AN14	I	D / HighZ / VDDM	Analog Input 14
	EVADC_G1CH6			Analog input channel 6, group 1
N1	AN15	I	D / HighZ / VDDM	Analog Input 15
	EVADC_G1CH7			Analog input channel 7, group 1
K1	AN32/P40.4	I	S / HighZ / VDDM	Analog Input 32
	SENT_SENT4A			Receive input channel 4
	EVADC_G8CH0			Analog input channel 0, group 8
	CCU60_CCPOS2D			Hall capture input 2

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-31 模拟输入（续）

Ball	Symbol	Ctrl.	Buffer Type	Function
K2	AN33/P40.5	I	S / HighZ / VDDM	Analog Input 33
	SENT_SENT5A			Receive input channel 5
	EVADC_G8CH1			Analog input channel 1, group 8
	CCU61_CCPOS0D			Hall capture input 0
K3	AN34	I	D / HighZ / VDDM	Analog Input 34
	EVADC_G8CH2			Analog input channel 2, group 8
K4	AN35	I	D / HighZ / VDDM	Analog Input 35
	EVADC_G8CH3			Analog input channel 3, group 8
J1	AN36/P40.6	I	S / HighZ / VDDM	Analog Input 36
	SENT_SENT0A			Receive input channel 0
	EVADC_G8CH4			Analog input channel 4, group 8
	CCU61_CCPOS1B			Hall capture input 1
J2	AN37/P40.7	I	S / HighZ / VDDM	Analog Input 37
	SENT_SENT1A			Receive input channel 1
	EVADC_G8CH5			Analog input channel 5, group 8
	CCU61_CCPOS1D			Hall capture input 1
J3	AN38/P40.8	I	S / HighZ / VDDM	Analog Input 38
	SENT_SENT2A			Receive input channel 2
	EVADC_G8CH6			Analog input channel 6, group 8
	CCU61_CCPOS2B			Hall capture input 2
J4	AN39/P40.9	I	S / HighZ / VDDM	Analog Input 39
	SENT_SENT3A			Receive input channel 3
	EVADC_G8CH7			Analog input channel 7, group 8
	CCU61_CCPOS2D			Hall capture input 2

表 2-32 系统 I/O

Ball	Symbol	Ctrl.	Buffer Type	Function
N12	VCAP1	I/O	—	External Switch Capacitor
N12	VCAP1	I/O	—	External Switch Capacitor
P12	VCAP0	I/O	—	External Switch Capacitor
P12	VCAP0	I/O	—	External Switch Capacitor
L14	XTAL1	I	XTAL / VEXT	XTAL pad1 XTAL1. Main Oscillator/PLL/Clock Generator Input.
L13	XTAL2	O	XTAL / VEXT	XTAL pad2 XTAL2. Main Oscillator/PLL/Clock Generator OUTPUT
G11	TMS	I	FAST /	JTAG Module State Machine Control Input
	DAP1	I/O	PD2 / VEXT	DAP: DAP1 Data I/O

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-32 系统 I/O (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
K12	TRST	I	FAST / PU2 / VEXT	JTAG Module Reset/Enable Input
G14	TCK	I	FAST / PD2 / VEXT	JTAG Module Clock Input
	DAP0	I		DAP: DAP0 Clock Input
E11	ESR1	I/O	FAST / PU1 / VEXT	ESR1 Port Pin input - can be used to trigger a reset or an NMI ESR1: External System Request Reset 1. Default NMI function. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR1WKP	I		ESR1 pin input
E13	PORST	I/O	PORST / PD / VEXT	PORST pin Power On Reset Input. Additional strong PD in case of power fail.
E14	ESR0	I/O	FAST / OD / VEXT	ESR0 Port Pin input - can be used to trigger a reset or an NMI ESR0: External System Request Reset 0. Default configuration during and after reset is open-drain driver. The driver drives low during power-on reset. This is valid additionally after deactivation of PORST_N until the internal reset phase has finished. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR0WKP	I		ESR0 pin input

表 2-33 电源

Ball	Symbol	Ctrl.	Buffer Type	Function
P3	VDDM	I	—	ADC Analog Power Supply (5V / 3.3V)
B13, C12, D11, E10, G7, G8, H7, H8, J6, K5	VSS	I	—	Digital Ground
F9, G9, H6, J7	VDD	I	—	Digital Core Power Supply (1.25V)
F6, F8, G6, J9, P11	VEXT	I	—	External Power Supply (5V / 3.3V)
D5	VFLEX	I	—	Digital Power Supply for Flex Port Pads (5V / 3.3V)
F7	VDDP3	I	—	Flash Power Supply (3.3V)

TC33x/TC32x 引脚定义和功能：LFBGA-180 封装变体引脚

表 2-33 电源 (续)

Ball	Symbol	Ctrl.	Buffer Type	Function
B2, C3, D4, E5, K10, L11, M12	VSS	I	—	Digital Ground
K14	VSS	I	—	Oscillator Ground, VSS(OSC)
N13	VSS	I	—	Digital Ground
P4	VAREF1	I	—	Positive Analog Reference Voltage 1
A1, A14, C4, C7, C8, K11, L1, L2, L3, M1, M2, M11, P1, P13, P14	NC	I	—	Not connected. These pins are reserved for future extensions and shall not be connected externally
H9	VEVRSB	I	—	Standby Power Supply (5V / 3.3V) for the Standby SRAM
M13	VDD	I	—	Digital Power Supply for Oscillator (1.25V), VDD(OSC)
M14	VEXT	I	—	Digital Power Supply for Oscillator (shall be supplied with same level as used for VEXT), VEXT(OSC)
J8	VDDO	I	—	Switch capacitor EVRC Core regulator VDD supply output which shall be connected to other VDD pins externally on PCB level
P2	VSSM/VAGND1	I	—	Analog Ground for VDDM / Negative Analog Reference Voltage 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

2.3 TQFP-144 封装 TC33x/TC32x 的变体引脚配置（用于特性封装 L 和 LP）

注释：在以下 QFP 封装中，VFLEX 电源内部连接到 VEXT 电源，因此不会在相应的封装图中或电源表中显示为专用引脚。

表 2-34 端口 P00 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
11	P00.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	CCU61_CTRAPA			Trap input capture
	CCU60_T12HRE			External timer start 12
	P00.0	O0		General-purpose output
	GTM_TOUT9	O1		GTM muxed output
	IOM_REF0_9			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN3_ATX	O3		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O4		Reserved
	CAN10_TXD	O5		CAN transmit output node 0
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-34 端口 P00 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
12	P00.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CCU60_CC60INB			T12 capture input 60
	ASCLIN3_ARXE			Receive input
	CAN10_RXDA			CAN receive input node 0
	CCU61_CC60INA			T12 capture input 60
	SENT_SENT0B			Receive input channel 0
	EVADC_G9CH11	AI		Analog input channel 11, group 9
	P00.1	O0		General-purpose output
	GTM_TOUT10	O1		GTM muxed output
	IOM_REF0_10			Reference input 0
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC0	O6		Transmit output
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
13	P00.2	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SENT_SENT1B			Receive input channel 1
	EVADC_G9CH10	AI		Analog input channel 10, group 9
	P00.2	O0		General-purpose output
	GTM_TOUT11	O1		GTM muxed output
	IOM_REF0_11			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	QSPI3_SLSO4	O6		Master slave select output
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-34 端口 P00 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function	
14	P00.3	I	SLOW / PU1 / VEXT / ES1	General-purpose input	
	CCU60_CC61INB			T12 capture input 61	
	CAN03_RXDA			CAN receive input node 3	
	SENT_SENT2B			Receive input channel 2	
	CCU61_CC61INA			T12 capture input 61	
	EVADC_G9CH9			AI	Analog input channel 9, group 9
	P00.3			O0	General-purpose output
	GTM_TOUT12			O1	GTM muxed output
	IOM_REF0_12				Reference input 0
	ASCLIN3_ASLSO			O2	Slave select signal output
	—	O3		Reserved	
	—	O4		Reserved	
	—	O5		Reserved	
	SENT_SPC2	O6		Transmit output	
	CCU61_CC61	O7		T12 PWM channel 61	
	IOM_MON1_9			Monitor input 1	
	IOM_REF1_12			Reference input 1	
15	P00.4	I	SLOW / PU1 / VEXT / ES1	General-purpose input	
	SCU_E_REQ2_2			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)	
	SENT_SENT3B			Receive input channel 3	
	ASCLIN10_ARXA			Receive input	
	EVADC_G9CH8	AI		Analog input channel 8, group 9	
	P00.4	O0		General-purpose output	
	GTM_TOUT13	O1		GTM muxed output	
	IOM_REF0_13			Reference input 0	
	—	O2		Reserved	
	CAN11_TXD	O3		CAN transmit output node 1	
	—	O4		Reserved	
	—	O5		Reserved	
	SENT_SPC3	O6		Transmit output	
	CCU61_COUT61	O7		T12 PWM channel 61	
	IOM_MON1_12			Monitor input 1	
	IOM_REF1_9			Reference input 1	

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-34 端口 P00 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
16	P00.5	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU60_CC62INB			T12 capture input 62
	CCU61_CC62INA			T12 capture input 62
	SENT_SENT4B			Receive input channel 4
	CAN11_RXDB			CAN receive input node 1
	GTM_DTMT1_1			CDTM1_DTM0
	EVADC_G9CH7	AI		Analog input channel 7, group 9
	P00.5	O0		General-purpose output
	GTM_TOUT14	O1		GTM muxed output
	IOM_REF0_14			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	SENT_SPC4	O6		Transmit output
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1
17	P00.6	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	SENT_SENT5B			Receive input channel 5
	ASCLIN5_ARXA			Receive input
	EVADC_G9CH6	AI		Analog input channel 6, group 9
	P00.6	O0		General-purpose output
	GTM_TOUT15	O1		GTM muxed output
	IOM_REF0_15			Reference input 0
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	SENT_SPC5	O6		Transmit output
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-34 端口 P00 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
18	P00.7	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU61_CC60INC			T12 capture input 60
	GPT120_T2INA			Trigger/gate input of timer T2
	CCU61_CCPOS0A			Hall capture input 0
	CCU60_T12HRB			External timer start 12
	GTM_DTMT0_2			CDTM0_DTM0
	EVADC_G9CH5			AI
	P00.7	O0		General-purpose output
	GTM_TOUT16	O1		GTM muxed output
	ASCLIN5_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
19	P00.8	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	CCU61_CC61INC			T12 capture input 61
	GPT120_T2EUDA			Count direction control input of timer T2
	CCU61_CCPOS1A			Hall capture input 1
	CCU60_T13HRB			External timer start 13
	ASCLIN10_ARXB			Receive input
	EVADC_G9CH4			AI
	P00.8	O0		General-purpose output
	GTM_TOUT17	O1		GTM muxed output
	QSPI3_SLSO6	O2		Master slave select output
	ASCLIN10_ATX	O3		Transmit output
	—	O4		Reserved
	EVADC_EMUX12	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-34 端口 P00 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
20	P00.9	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN0_1			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_1			Mux input channel 0 of TIM module 0
	CCU61_CC62INC			T12 capture input 62
	CCU61_CCPOS2A			Hall capture input 2
	GPT120_T4EUDA			Count direction control input of timer T4
	CCU60_T13HRC			External timer start 13
	CCU60_T12HRC			External timer start 12
	EVADC_G9CH3			AI
	P00.9	O0		General-purpose output
	GTM_TOUT18	O1		GTM muxed output
	QSPI3_SLSO7	O2		Master slave select output
	ASCLIN3_ARTS	O3		Ready to send output
	—	O4		Reserved
	ASCLIN4_ATX	O5		Transmit output
	—	O6		Reserved
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1
21	P00.12	I	SLOW / PU1 / VEXT / ES1	General-purpose input
	GTM_TIM1_IN3_1			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_1			Mux input channel 3 of TIM module 0
	ASCLIN3_ACTSA			Clear to send input
	ASCLIN4_ARXA			Receive input
	EVADC_G9CH0	AI		Analog input channel 0, group 9
	P00.12	O0		General-purpose output
	GTM_TOUT21	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT63	O7		T13 PWM channel 63
	IOM_MON1_7			Monitor input 1
	IOM_REF1_7			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-35 端口 P02 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
1	P02.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_2			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_2			Mux input channel 0 of TIM module 0
	CCU61_CC60INB			T12 capture input 60
	ASCLIN2_ARXG			Receive input
	CCU60_CC60INA			T12 capture input 60
	SCU_E_REQ3_2			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.0	O0		General-purpose output
	GTM_TOUT0	O1		GTM muxed output
	IOM_REF0_0			Reference input 0
	ASCLIN2_ATX			Transmit output
	IOM_MON2_14	O2		Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO1			Master slave select output
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	ERAY0_TXDA	O6		Transmit Channel A
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-35 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
2	P02.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_2			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_2			Mux input channel 1 of TIM module 0
	ERAY0_RXDA2			Receive Channel A2
	ASCLIN2_ARXB			Receive input
	CAN00_RXDA			CAN receive input node 0
	SCU_E_REQ2_1			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.1	O0		General-purpose output
	GTM_TOUT1	O1		GTM muxed output
	IOM_REF0_1			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO2	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-35 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
3	P02.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_2			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_2			Mux input channel 2 of TIM module 0
	CCU61_CC61INB			T12 capture input 61
	CCU60_CC61INA			T12 capture input 61
	P02.2	O0		General-purpose output
	GTM_TOUT2	O1		GTM muxed output
	IOM_REF0_2			Reference input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ERAY0_TXDB	O6		Transmit Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
4	P02.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_2			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_2			Mux input channel 3 of TIM module 0
	ERAY0_RXDB2			Receive Channel B2
	CAN02_RXDB			CAN receive input node 2
	ASCLIN1_ARXG			Receive input
	P02.3	O0		General-purpose output
	GTM_TOUT3	O1		GTM muxed output
	IOM_REF0_3			Reference input 0
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI3_SLSO4	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-35 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
5	P02.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN4_1			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_1			Mux input channel 4 of TIM module 0
	CCU61_CC62INB			T12 capture input 62
	QSPI3_SLSIA			Slave select input
	CCU60_CC62INA			T12 capture input 62
	CAN11_RXDA			CAN receive input node 1
	P02.4	O0		General-purpose output
	GTM_TOUT4	O1		GTM muxed output
	IOM_REF0_4			Reference input 0
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_SLSO0	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENA	O6		Transmit Enable Channel A
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
6	P02.5	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_1			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_1			Mux input channel 5 of TIM module 0
	QSPI3_MRSTA			Master SPI data input
	SENT_SENT3C			Receive input channel 3
	P02.5	O0		General-purpose output
	GTM_TOUT5	O1		GTM muxed output
	IOM_REF0_5			Reference input 0
	CAN11_TXD	O2		CAN transmit output node 1
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-35 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
7	P02.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_1			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_1			Mux input channel 6 of TIM module 0
	CCU60_CC60INC			T12 capture input 60
	SENT_SENT2C			Receive input channel 2
	GPT120_T3INA			Trigger/gate input of core timer T3
	CCU60_CCPOS0A			Hall capture input 0
	CCU61_T12HRB			External timer start 12
	QSPI3_MTSRA			Slave SPI data input
	P02.6	O0		General-purpose output
	GTM_TOUT6	O1		GTM muxed output
	IOM_REF0_6			Reference input 0
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-35 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
8	P02.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_1			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_1			Mux input channel 7 of TIM module 0
	CCU60_CC61INC			T12 capture input 61
	SENT_SENT1C			Receive input channel 1
	GPT120_T3EUDA			Count direction control input of core timer T3
	CCU60_CCPOS1A			Hall capture input 1
	QSPI3_SCLKA			Slave SPI clock inputs
	CCU61_T13HRB			External timer start 13
	P02.7			O0
	GTM_TOUT7	O1		GTM muxed output
	IOM_REF0_7			Reference input 0
	—	O2		Reserved
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0
	SENT_SPC1	O6		Transmit output
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
9	P02.8	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CCU60_CC62INC			T12 capture input 62
	SENT_SENT0C			Receive input channel 0
	CCU60_CCPOS2A			Hall capture input 2
	GPT120_T4INA			Trigger/gate input of timer T4
	CCU61_T12HRC			External timer start 12
	CCU61_T13HRC			External timer start 13
	P02.8			O0
	GTM_TOUT8	O1		GTM muxed output
	IOM_REF0_8			Reference input 0
	QSPI3_SLSO5	O2		Master slave select output
	ASCLIN8_ASCLK	O3		Shift clock output
	—	O4		Reserved
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-36 端口 P10 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
140	P10.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_3			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_3			Mux input channel 1 of TIM module 0
	GPT120_T5EUDB			Count direction control input of timer T5
	QSPI1_MRSTA			Master SPI data input
	GTM_DTMT0_1			CDTM0_DTM0
	P10.1	O0		General-purpose output
	GTM_TOUT103	O1		GTM muxed output
	QSPI1_MTSR	O2		Master SPI data output
	QSPI1_MRST	O3		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
141	P10.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_3			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_3			Mux input channel 2 of TIM module 0
	CAN02_RXDE			CAN receive input node 2
	QSPI1_SCLKA			Slave SPI clock inputs
	GPT120_T6INB			Trigger/gate input of core timer T6
	SCU_E_REQ2_0			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P10.2	O0		General-purpose output
	GTM_TOUT104	O1		GTM muxed output
	IOM_MON2_9	O2		Monitor input 2
	—			Reserved
	QSPI1_SCLK			Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-36 端口 P10 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
142	P10.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_3			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_3			Mux input channel 3 of TIM module 0
	QSPI1_MTSRA			Slave SPI data input
	SCU_E_REQ3_0			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	GPT120_T5INB			Trigger/gate input of timer T5
	P10.3	O0		General-purpose output
	GTM_TOUT105	O1		GTM muxed output
	IOM_MON2_10			Monitor input 2
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	CAN02_TXD	O6		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	—	O7		Reserved
143	P10.5	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_4			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_4			Mux input channel 2 of TIM module 0
	PMS_HWCFG4IN			HWCFG4 pin input
	P10.5	O0		General-purpose output
	GTM_TOUT107	O1		GTM muxed output
	IOM_REF2_9			Reference input 2
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO8	O3		Master slave select output
	QSPI1_SLSO9	O4		Master slave select output
	GPT120_T6OUT	O5		External output for overflow/underflow detection of core timer T6
	ASCLIN2_ASLSO	O6		Slave select signal output
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-36 端口 P10 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
144	P10.6	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_4			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_4			Mux input channel 3 of TIM module 0
	ASCLIN2_ARXD			Receive input
	QSPI3_MTSRB			Slave SPI data input
	PMS_HWCFG5IN			HWCFG5 pin input
	P10.6	O0		General-purpose output
	GTM_TOUT108	O1		GTM muxed output
	IOM_REF2_10			Reference input 2
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_MTSR	O3		Master SPI data output
	GPT120_T3OUT	O4		External output for overflow/underflow detection of core timer T3
	—	O5		Reserved
	QSPI1_MRST	O6		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	—	O7		Reserved

表 2-37 端口 P11 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
132	P11.2	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.2	O0		General-purpose output
	GTM_TOUT95	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO5	O3		Master slave select output
	QSPI1_SLSO5	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-37 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
133	P11.3	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MRSTB			Master SPI data input
	P11.3	O0		General-purpose output
	GTM_TOUT96	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MRST	O3		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	ERAY0_TXDA	O4		Transmit Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1
134	P11.6	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_SCLKB			Slave SPI clock inputs
	P11.6	O0		General-purpose output
	GTM_TOUT97	O1		GTM muxed output
	ERAY0_TXENB	O2		Transmit Enable Channel B
	QSPI1_SCLK	O3		Master SPI clock output
	ERAY0_TXENA	O4		Transmit Enable Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1
136	P11.8	I	SLOW / PU1 / VFLEX / ES	General-purpose input
	CAN12_RXDD			CAN receive input node 2
	P11.8	O0		General-purpose output
	GTM_TOUT124	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-37 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
135	P11.9	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MTSRB			Slave SPI data input
	ERAY0_RXDA1			Receive Channel A1
	P11.9	O0		General-purpose output
	GTM_TOUT98	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1
137	P11.10	I	FAST / PU1 / VFLEX / ES	General-purpose input
	CAN03_RXDD			CAN receive input node 3
	ERAY0_RXDB1			Receive Channel B1
	ASCLIN1_ARXE			Receive input
	SCU_E_REQ6_3			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	QSPI1_SLSIA			Slave select input
	P11.10	O0		General-purpose output
	GTM_TOUT99	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO3	O3		Master slave select output
	QSPI1_SLSO3	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-37 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
138	P11.11	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.11	O0		General-purpose output
	GTM_TOUT100	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO4	O3		Master slave select output
	QSPI1_SLSO4	O4		Master slave select output
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
139	P11.12	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.12	O0		General-purpose output
	GTM_TOUT101	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	GTM_CLK2	O3		CGM generated clock
	ERAY0_TXDB	O4		Transmit Channel B
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	CCU_EXTCLK1	O6		External Clock 1
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-38 端口 P13 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
128	P13.0	I	FAST / PU1 / VEXT / ES6	General-purpose input
	ASCLIN10_ARXC			Receive input
	P13.0	O0		General-purpose output
	GTM_TOUT91	O1		GTM muxed output
	ASCLIN10_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CAN10_TXD	O7		CAN transmit output node 0
129	P13.1	I	FAST / PU1 / VEXT / ES6	General-purpose input
	CAN10_RXDD			CAN receive input node 0
	ASCLIN10_ARXD			Receive input
	P13.1	O0		General-purpose output
	GTM_TOUT92	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
130	P13.2	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GPT120_CAPINA			Trigger input to capture value of timer T5 into CAPREL register
	P13.2	O0		General-purpose output
	GTM_TOUT93	O1		GTM muxed output
	ASCLIN10_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-38 端口 P13 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
131	P13.3	I	FAST / PU1 / VEXT / ES6	General-purpose input
	P13.3	O0		General-purpose output
	GTM_TOUT94	O1		GTM muxed output
	ASCLIN10_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

表 2-39 端口 P14 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
118	P14.0	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN3_5			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_5			Mux input channel 3 of TIM module 0
	P14.0	O0		General-purpose output
	GTM_TOUT80	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	ERAY0_TXDA	O3		Transmit Channel A
	ERAY0_TXDB	O4		Transmit Channel B
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-39 端口 P14 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
119	P14.1	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN4_3			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_3			Mux input channel 4 of TIM module 0
	ERAY0_RXDA3			Receive Channel A3
	ASCLIN0_ARXA			Receive input
	ERAY0_RXDB3			Receive Channel B3
	CAN01_RXDB			CAN receive input node 1
	SCU_E_REQ3_1			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	PMS_PINAWKP			PINA (P14.1) pin input
	P14.1	O0		General-purpose output
	GTM_TOUT81	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1
120	P14.2	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_3			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_3			Mux input channel 5 of TIM module 0
	PMS_HWCFG2IN			HWCFG2 pin input
	P14.2	O0		General-purpose output
	GTM_TOUT82	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO1	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ASCLIN2_ASCLK	O6		Shift clock output
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-39 端口 P14 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
121	P14.3	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_3			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_3			Mux input channel 6 of TIM module 0
	PMS_HWCFG3IN			HWCFG3 pin input
	ASCLIN2_ARXA			Receive input
	SCU_E_REQ1_0			ERU Channel 1 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P14.3	O0		General-purpose output
	GTM_TOUT83	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO3	O3		Master slave select output
	ASCLIN1_ASLSO	O4		Slave select signal output
	ASCLIN3_ASLSO	O5		Slave select signal output
	—	O6		Reserved
	—	O7		Reserved
122	P14.4	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_2			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_2			Mux input channel 7 of TIM module 0
	PMS_HWCFG6IN			HWCFG6 pin input
	GTM_DTMT0_0			CDTM0_DTM0
	P14.4	O0		General-purpose output
	GTM_TOUT84	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-39 端口 P14 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
123	P14.5	I	FAST / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_4			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_4			Mux input channel 0 of TIM module 0
	PMS_HWCFG1IN			HWCFG1 pin input
	P14.5	O0		General-purpose output
	GTM_TOUT85	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXDB	O6		Transmit Channel B
	—	O7		Reserved
124	P14.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_4			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_4			Mux input channel 1 of TIM module 0
	P14.6	O0		General-purpose output
	GTM_TOUT86	O1		GTM muxed output
	—	O2		Reserved
	QSPI2_SLSO2	O3		Master slave select output
	CAN13_TXD	O4		CAN transmit output node 3
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-40 端口 P15 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
109	P15.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	P15.0	O0		General-purpose output
	GTM_TOUT71	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO13	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	—	O7		Reserved
110	P15.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN02_RXDA			CAN receive input node 2
	ASCLIN1_ARXA			Receive input
	QSPI2_SLSIB			Slave select input
	SCU_E_REQ7_2			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.1	O0		General-purpose output
	GTM_TOUT72	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_SLSO5	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-40 端口 P15 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
111	P15.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_SLSIA			Slave select input
	QSPI2_MRSTE			Master SPI data input
	QSPI2_HSICINA			Highspeed capture channel
	P15.2	O0		General-purpose output
	GTM_TOUT73	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SLSO0	O3		Master slave select output
	—	O4		Reserved
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	—	O7		Reserved
112	P15.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN01_RXDA			CAN receive input node 1
	ASCLIN0_ARXB			Receive input
	QSPI2_SCLKA			Slave SPI clock inputs
	QSPI2_HSICINB			Highspeed capture channel
	P15.3	O0		General-purpose output
	GTM_TOUT74	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-40 端口 P15 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
113	P15.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_MRSTA			Master SPI data input
	SCU_E_REQ0_0			ERU Channel 0 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.4	O0		General-purpose output
	GTM_TOUT75	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_MRST	O3		Slave SPI data output
	IOM_MON2_2			Monitor input 2
	IOM_REF2_2			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
	114	P15.5		I
ASCLIN1_ARXB		Receive input		
QSPI2_MTSRA		Slave SPI data input		
SCU_E_REQ4_3		ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)		
P15.5		O0	General-purpose output	
GTM_TOUT76		O1	GTM muxed output	
ASCLIN1_ATX		O2	Transmit output	
IOM_MON2_13			Monitor input 2	
IOM_REF2_13			Reference input 2	
QSPI2_MTSR		O3	Master SPI data output	
—		O4	Reserved	
—		O5	Reserved	
—		O6	Reserved	
CCU60_CC61		O7	T12 PWM channel 61	
IOM_MON1_1			Monitor input 1	
IOM_REF1_5			Reference input 1	

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-40 端口 P15 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
115	P15.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_6			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_6			Mux input channel 0 of TIM module 0
	QSPI2_MTSRB			Slave SPI data input
	P15.6	O0		General-purpose output
	GTM_TOUT77	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI2_MTSR	O3		Master SPI data output
	—	O4		Reserved
	QSPI2_SCLK	O5		Master SPI clock output
	ASCLIN3_ASCLK	O6		Shift clock output
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1
116	P15.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_5			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_5			Mux input channel 1 of TIM module 0
	ASCLIN3_ARXA			Receive input
	QSPI2_MRSTB			Master SPI data input
	P15.7	O0		General-purpose output
	GTM_TOUT78	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI2_MRST	O3		Slave SPI data output
	IOM_MON2_2			Monitor input 2
	IOM_REF2_2			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-40 端口 P15 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
117	P15.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_5			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_5			Mux input channel 2 of TIM module 0
	QSPI2_SCLKB			Slave SPI clock inputs
	SCU_E_REQ5_0			ERU Channel 5 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.8	O0		General-purpose output
	GTM_TOUT79	O1		GTM muxed output
	—	O2		Reserved
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	ASCLIN3_ASCLK	O6		Shift clock output
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-41 端口 P20 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
93	P20.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_7			Mux input channel 6 of TIM module 1
	GTM_TIM1_IN4_9			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN6_7			Mux input channel 6 of TIM module 0
	CAN03_RXDC			CAN receive input node 3
	CCU_PAD_SYSCLK			Sysclk input
	CBS_TGI0			Trigger input
	SCU_E_REQ6_0			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	GPT120_T6EUDA			Count direction control input of core timer T6
	P20.0			O0
	GTM_TOUT59	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
	CBS_TGO0	O		Trigger output
94	P20.2	I	S / PU / VEXT	General-purpose input This pin is latched at power on reset release to enter test mode.
	TESTMODE			Testmode Enable Input

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-41 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
95	P20.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	ASCLIN3_ARXC			Receive input
	GPT120_T6INA			Trigger/gate input of core timer T6
	P20.3	O0		General-purpose output
	GTM_TOUT61	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	QSPI0_SLSO9	O3		Master slave select output
	QSPI2_SLSO9	O4		Master slave select output
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	—	O6		Reserved
	—	O7		Reserved
100	P20.6	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CAN12_RXDA			CAN receive input node 2
	ASCLIN9_ARXE			Receive input
	P20.6	O0		General-purpose output
	GTM_TOUT62	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	QSPI0_SLSO8	O3		Master slave select output
	QSPI2_SLSO8	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-41 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
101	P20.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN00_RXDB			CAN receive input node 0
	ASCLIN1_ACTSA			Clear to send input
	ASCLIN9_ARXF			Receive input
	P20.7	O0		General-purpose output
	GTM_TOUT63	O1		GTM muxed output
	ASCLIN9_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	CAN12_TXD	O5		CAN transmit output node 2
	—	O6		Reserved
	CCU61_COUT63	O7		T13 PWM channel 63
	IOM_MON1_7			Monitor input 1
	IOM_REF1_7			Reference input 1
102	P20.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_3			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_3			Mux input channel 7 of TIM module 0
	P20.8	O0		General-purpose output
	GTM_TOUT64	O1		GTM muxed output
	ASCLIN1_ASLSO	O2		Slave select signal output
	QSPI0_SLSO0	O3		Master slave select output
	QSPI1_SLSO0	O4		Master slave select output
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-41 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
103	P20.9	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN03_RXDE			CAN receive input node 3
	ASCLIN1_ARXC			Receive input
	QSPI0_SLSIB			Slave select input
	SCU_E_REQ7_0			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P20.9	O0		General-purpose output
	GTM_TOUT65	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO1	O3		Master slave select output
	QSPI1_SLSO1	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1
104	P20.10	I	FAST / PU1 / VEXT / ES	General-purpose input
	P20.10	O0		General-purpose output
	GTM_TOUT66	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO6	O3		Master slave select output
	QSPI2_SLSO7	O4		Master slave select output
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-41 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
105	P20.11	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SCLKA			Slave SPI clock inputs
	P20.11	O0		General-purpose output
	GTM_TOUT67	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1
106	P20.12	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MRSTA			Master SPI data input
	IOM_PIN_13			GPIO pad input to FPC
	P20.12	O0		General-purpose output
	GTM_TOUT68	O1		GTM muxed output
	IOM_MON0_13			Monitor input 0
	—	O2		Reserved
	QSPI0_MRST	O3		Slave SPI data output
	IOM_MON2_0			Monitor input 2
	IOM_REF2_0			Reference input 2
	QSPI0_MTSR	O4		Master SPI data output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-41 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
107	P20.13	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SLSIA			Slave select input
	IOM_PIN_14			GPIO pad input to FPC
	P20.13	O0		General-purpose output
	GTM_TOUT69	O1		GTM muxed output
	IOM_MON0_14			Monitor input 0
	—	O2		Reserved
	QSPI0_SLSO2	O3		Master slave select output
	QSPI1_SLSO2	O4		Master slave select output
	QSPI0_SCLK	O5		Master SPI clock output
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
108	P20.14	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MTSRA			Slave SPI data input
	IOM_PIN_15			GPIO pad input to FPC
	DMU_FDEST			Enter destructive debug mode
	P20.14	O0		General-purpose output
	GTM_TOUT70	O1		GTM muxed output
	IOM_MON0_15			Monitor input 0
	—	O2		Reserved
	QSPI0_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-42 端口 P21 的功能

Pin	Symbol	Ctrl.	Buffer Type	Function
84	P21.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_7			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_7			Mux input channel 0 of TIM module 0
	SCU_EMGSTOP_POR T_B			Emergency stop Port Pin B input request
	ASCLIN11_ARXE			Receive input
	P21.2	O0		General-purpose output
	GTM_TOUT53	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
85	P21.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_6			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_6			Mux input channel 1 of TIM module 0
	P21.3	O0		General-purpose output
	GTM_TOUT54	O1		GTM muxed output
	ASCLIN11_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
86	P21.4	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN2_6			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_6			Mux input channel 2 of TIM module 0
	P21.4	O0		General-purpose output
	GTM_TOUT55	O1		GTM muxed output
	ASCLIN11_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-42 端口 P21 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
87	P21.5	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN3_6			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_6			Mux input channel 3 of TIM module 0
	ASCLIN11_ARXF			Receive input
	P21.5	O0		General-purpose output
	GTM_TOUT56	O1		GTM muxed output
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN11_ATX	O3		Transmit output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
88	P21.6/TDI	I	FAST / PD / PU2 / VEXT / ES3	General-purpose input PD during Reset and in DAP/DAPE or JTAG mode. After Reset release and when not in DAP/DAPE or JTAG mode: PU. In Standby mode: HighZ.
	GTM_TIM1_IN4_8			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_8			Mux input channel 4 of TIM module 0
	GPT120_T5EUDA			Count direction control input of timer T5
	ASCLIN3_ARXF			Receive input
	CBS_TGI2			Trigger input
	TDI			JTAG Module Data Input
	P21.6	O0		General-purpose output
	GTM_TOUT57	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T3OUT	O7		External output for overflow/underflow detection of core timer T3
	CBS_TGO2	O		Trigger output
	DAP3	I/O		DAP: DAP3 Data I/O

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-42 端口 P21 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
90	P21.7/TDO	I	FAST / PU2 / VEXT / ES4	General-purpose input
	GTM_TIM1_IN5_7			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_7			Mux input channel 5 of TIM module 0
	GPT120_T5INA			Trigger/gate input of timer T5
	CBS_TGI3			Trigger input
	P21.7	O0		General-purpose output
	GTM_TOUT58	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T6OUT	O7		External output for overflow/underflow detection of core timer T6
	CBS_TGO3	O		Trigger output
	DAP2	I/O		DAP: DAP2 Data I/O
	TDO	O		JTAG Module Data Output

表 2-43 端口 P22 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
74	P22.0	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN1_7			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_7			Mux input channel 1 of TIM module 0
	ASCLIN6_ARXE			Receive input
	QSPI3_MTSRD			Slave SPI data input
	P22.0	O0		General-purpose output
	GTM_TOUT47	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	ASCLIN6_ATX	O7		Transmit output

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-43 端口 P22 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
75	P22.1	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN0_8			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_8			Mux input channel 0 of TIM module 0
	ASCLIN7_ARXE			Receive input
	QSPI3_MRSTD			Master SPI data input
	P22.1	O0		General-purpose output
	GTM_TOUT48	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	ASCLIN7_ATX	O7		Transmit output
76	P22.2	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN3_7			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_7			Mux input channel 3 of TIM module 0
	P22.2	O0		General-purpose output
	GTM_TOUT49	O1		GTM muxed output
	ASCLIN5_ATX	O2		Transmit output
	QSPI3_SLSO12	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-43 端口 P22 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
77	P22.3	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN4_4			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_4			Mux input channel 4 of TIM module 0
	ASCLIN5_ARXC			Receive input
	QSPI3_SCLKD			Slave SPI clock inputs
	P22.3	O0		General-purpose output
	GTM_TOUT50	O1		GTM muxed output
	—	O2		Reserved
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

表 2-44 端口 P23 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
73	P23.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_4			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_4			Mux input channel 6 of TIM module 0
	ASCLIN6_ARXF			Receive input
	P23.1	O0		General-purpose output
	GTM_TOUT42	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	—	O3		Reserved
	GTM_CLK0	O4		CGM generated clock
	CAN10_TXD	O5		CAN transmit output node 0
	CCU_EXTCLK0	O6		External Clock 0
	ASCLIN6_ASCLK	O7		Shift clock output

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
56	P33.0	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN4_6			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_6			Mux input channel 4 of TIM module 0
	IOM_PIN_0			GPIO pad input to FPC
	GTM_DTMT1_2			CDTM1_DTM0
	P33.0	O0		General-purpose output
	GTM_TOUT22	O1		GTM muxed output
	IOM_MON0_0			Monitor input 0
	IOM_GTM_0			GTM-provided inputs to EXOR combiner
	ASCLIN5_ATX	O2		Transmit output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
57	P33.1	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN5_6			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_6			Mux input channel 5 of TIM module 0
	ASCLIN8_ARXC			Receive input
	IOM_PIN_1			GPIO pad input to FPC
	P33.1	O0		General-purpose output
	GTM_TOUT23	O1		GTM muxed output
	IOM_MON0_1			Monitor input 0
	IOM_GTM_1			GTM-provided inputs to EXOR combiner
	ASCLIN3_ASLSO	O2		Slave select signal output
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
58	P33.2	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN6_6			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_6			Mux input channel 6 of TIM module 0
	IOM_PIN_2			GPIO pad input to FPC
	P33.2	O0		General-purpose output
	GTM_TOUT24	O1		GTM muxed output
	IOM_MON0_2			Monitor input 0
	IOM_GTM_2			GTM-provided inputs to EXOR combiner
	ASCLIN3_ASCLK	O2		Shift clock output
	QSPI2_SLSO10	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved
59	P33.3	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN7_6			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_6			Mux input channel 7 of TIM module 0
	IOM_PIN_3			GPIO pad input to FPC
	P33.3	O0		General-purpose output
	GTM_TOUT25	O1		GTM muxed output
	IOM_MON0_3			Monitor input 0
	IOM_GTM_3			GTM-provided inputs to EXOR combiner
	ASCLIN5_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
60	P33.4	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN0_10			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_10			Mux input channel 0 of TIM module 0
	CCU61_CTRAPC			Trap input capture
	ASCLIN5_ARXB			Receive input
	IOM_PIN_4			GPIO pad input to FPC
	P33.4	O0		General-purpose output
	GTM_TOUT26	O1		GTM muxed output
	IOM_MON0_4			Monitor input 0
	IOM_GTM_4			GTM-provided inputs to EXOR combiner
	ASCLIN2_ARTS	O2		Ready to send output
	QSPI2_SLSO12	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX12	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CAN13_TXD	O7		CAN transmit output node 3
61	P33.5	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN1_8			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_8			Mux input channel 1 of TIM module 0
	GPT120_T4EUIDB			Count direction control input of timer T4
	ASCLIN2_ACTSB			Clear to send input
	CCU61_CCPOS2C			Hall capture input 2
	SENT_SENT5C			Receive input channel 5
	CAN13_RXDB			CAN receive input node 3
	IOM_PIN_5			GPIO pad input to FPC
	P33.5	O0		General-purpose output
	GTM_TOUT27	O1		GTM muxed output
	IOM_MON0_5			Monitor input 0
	IOM_GTM_5			GTM-provided inputs to EXOR combiner
	QSPI0_SLSO7	O2		Master slave select output
	QSPI1_SLSO7	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	ASCLIN5_ASLSO	O7		Slave select signal output

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
62	P33.6	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN2_9			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_9			Mux input channel 2 of TIM module 0
	GPT120_T2EUDB			Count direction control input of timer T2
	SENT_SENT4C			Receive input channel 4
	CCU61_CCPOS1C			Hall capture input 1
	ASCLIN8_ARXD			Receive input
	IOM_PIN_6			GPIO pad input to FPC
	P33.6	O0		General-purpose output
	GTM_TOUT28	O1		GTM muxed output
	IOM_MON0_6			Monitor input 0
	IOM_GTM_6			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI2_SLSO11	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	—	O7		Reserved
63	P33.7	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN3_9			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_9			Mux input channel 3 of TIM module 0
	CAN00_RXDE			CAN receive input node 0
	GPT120_T2INB			Trigger/gate input of timer T2
	CCU61_CCPOS0C			Hall capture input 0
	SCU_E_REQ4_0			ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	IOM_PIN_7			GPIO pad input to FPC
	P33.7	O0		General-purpose output
	GTM_TOUT29	O1		GTM muxed output
	IOM_MON0_7			Monitor input 0
	IOM_GTM_7			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASCLK	O2		Shift clock output
	—	O3		Reserved
	ASCLIN8_ATX	O4		Transmit output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
64	P33.8	I	FAST / HighZ / VEVR SB	General-purpose input
	GTM_TIM1_IN4_7			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_7			Mux input channel 4 of TIM module 0
	ASCLIN2_ARXE			Receive input
	SCU_EMGSTOP_POR T_A			Emergency stop Port Pin A input request
	IOM_PIN_8			GPIO pad input to FPC
	P33.8	O0		General-purpose output
	GTM_TOUT30	O1		GTM muxed output
	IOM_MON0_8			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
	SMU_FSP0	O		FSP[1..0] Output Signals - Generated by SMU_core

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
65	P33.9	I	SLOW / PU1 / VEVRB / ES5	General-purpose input
	GTM_TIM1_IN1_9			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_9			Mux input channel 1 of TIM module 0
	QSPI3_HSIICINA			Highspeed capture channel
	IOM_PIN_9			GPIO pad input to FPC
	P33.9	O0		General-purpose output
	GTM_TOUT31	O1		GTM muxed output
	IOM_MON0_9			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	ASCLIN2_ASCLK	O4		Shift clock output
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ATX	O6		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
66	P33.10	I	FAST / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN0_9			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_9			Mux input channel 0 of TIM module 0
	QSPI3_HSCINB			Highspeed capture channel
	CAN01_RXDD			CAN receive input node 1
	ASCLIN0_ARXD			Receive input
	IOM_PIN_10			GPIO pad input to FPC
	P33.10	O0		General-purpose output
	GTM_TOUT32	O1		GTM muxed output
	IOM_MON0_10			Monitor input 0
	QSPI1_SLSO6	O2		Master slave select output
	—	O3		Reserved
	ASCLIN1_ASLSO	O4		Slave select signal output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1
	SMU_FSP1	O		FSP[1..0] Output Signals - Generated by SMU_core
67	P33.11	I	FAST / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN2_8			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_8			Mux input channel 2 of TIM module 0
	IOM_PIN_11			GPIO pad input to FPC
	P33.11	O0		General-purpose output
	GTM_TOUT33	O1		GTM muxed output
	IOM_MON0_11			Monitor input 0
	ASCLIN1_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-45 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
68	P33.12	I	FAST / PU1 / VEVRSB / ES5	General-purpose input
	CAN00_RXDD			CAN receive input node 0
	PMS_PINBWKP			PINB (P33.12) pin input
	IOM_PIN_12			GPIO pad input to FPC
	P33.12	O0		General-purpose output
	GTM_TOUT34	O1		GTM muxed output
	IOM_MON0_12			Monitor input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	—	O3		Reserved
	ASCLIN1_ASCLK	O4		Shift clock output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1

表 2-46 端口 P34 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
54	P34.1	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	P34.1	O0		General-purpose output
	—	O1		Reserved
	ASCLIN4_ATX	O2		Transmit output
	—	O3		Reserved
	CAN00_TXD	O4		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-46 端口 P34 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
55	P34.2	I	SLOW / PU1 / VEVRSB / ES	General-purpose input
	ASCLIN4_ARXB			Receive input
	CAN00_RXDG			CAN receive input node 0
	P34.2	O0		General-purpose output
	—	O1		Reserved
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

表 2-47 模拟输入

Pin	Symbol	Ctrl.	Buffer Type	Function
51	AN0	I	D / HighZ / VDDM	Analog Input 0
	EVADC_G0CH0			Analog input channel 0, group 0
50	AN1	I	D / HighZ / VDDM	Analog Input 1
	EVADC_G0CH1			Analog input channel 1, group 0
49	AN2	I	D / HighZ / VDDM	Analog Input 2
	EVADC_G0CH2			Analog input channel 2, group 0
48	AN3	I	D / HighZ / VDDM	Analog Input 3
	EVADC_G0CH3			Analog input channel 3, group 0
47	AN4	I	D / HighZ / VDDM	Analog Input 4
	EVADC_G0CH4			Analog input channel 4, group 0
	EVADC_G8CH8			Analog input channel 8, group 8
46	AN5	I	D / HighZ / VDDM	Analog Input 5
	EVADC_G0CH5			Analog input channel 5, group 0
	EVADC_G8CH9			Analog input channel 9, group 8
45	AN6	I	D / HighZ / VDDM	Analog Input 6
	EVADC_G0CH6			Analog input channel 6, group 0
	EVADC_G8CH10			Analog input channel 10, group 8
40	AN7	I	D / HighZ / VDDM	Analog Input 7
	EVADC_G0CH7			Analog input channel 7, group 0
	EVADC_G8CH11			Analog input channel 11, group 8

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-47 模拟输入（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
39	AN8	I	D / HighZ / VDDM	Analog Input 8
	EVADC_G1CH0			Analog input channel 0, group 1
	EVADC_G8CH12			Analog input channel 12, group 8
38	AN9	I	D / HighZ / VDDM	Analog Input 9
	EVADC_G1CH1			Analog input channel 1, group 1
	EVADC_G8CH13			Analog input channel 13, group 8
37	AN10	I	D / HighZ / VDDM	Analog Input 10
	EVADC_G1CH2			Analog input channel 2, group 1
	EVADC_G8CH14			Analog input channel 14, group 8
36	AN11	I	D / HighZ / VDDM	Analog Input 11
	EVADC_G1CH3			Analog input channel 3, group 1
	EVADC_G8CH15			Analog input channel 15, group 8
35	AN12	I	D / HighZ / VDDM	Analog Input 12
	EVADC_G1CH4			Analog input channel 4, group 1
34	AN13	I	D / HighZ / VDDM	Analog Input 13
	EVADC_G1CH5			Analog input channel 5, group 1
33	AN14	I	D / HighZ / VDDM	Analog Input 14
	EVADC_G1CH6			Analog input channel 6, group 1
32	AN15	I	D / HighZ / VDDM	Analog Input 15
	EVADC_G1CH7			Analog input channel 7, group 1
31	AN32/P40.4	I	S / HighZ / VDDM	Analog Input 32
	SENT_SENT4A			Receive input channel 4
	EVADC_G8CH0			Analog input channel 0, group 8
	CCU60_CCPOS2D			Hall capture input 2
30	AN33/P40.5	I	S / HighZ / VDDM	Analog Input 33
	SENT_SENT5A			Receive input channel 5
	EVADC_G8CH1			Analog input channel 1, group 8
	CCU61_CCPOS0D			Hall capture input 0
29	AN34	I	D / HighZ / VDDM	Analog Input 34
	EVADC_G8CH2			Analog input channel 2, group 8
28	AN35	I	D / HighZ / VDDM	Analog Input 35
	EVADC_G8CH3			Analog input channel 3, group 8
27	AN36/P40.6	I	S / HighZ / VDDM	Analog Input 36
	SENT_SENT0A			Receive input channel 0
	EVADC_G8CH4			Analog input channel 4, group 8
	CCU61_CCPOS1B			Hall capture input 1

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-47 模拟输入（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
26	AN37/P40.7	I	S / HighZ / VDDM	Analog Input 37
	SENT_SENT1A			Receive input channel 1
	EVADC_G8CH5			Analog input channel 5, group 8
	CCU61_CCPOS1D			Hall capture input 1
25	AN38/P40.8	I	S / HighZ / VDDM	Analog Input 38
	SENT_SENT2A			Receive input channel 2
	EVADC_G8CH6			Analog input channel 6, group 8
	CCU61_CCPOS2B			Hall capture input 2
24	AN39/P40.9	I	S / HighZ / VDDM	Analog Input 39
	SENT_SENT3A			Receive input channel 3
	EVADC_G8CH7			Analog input channel 7, group 8
	CCU61_CCPOS2D			Hall capture input 2

表 2-48 系统 I/O

Pin	Symbol	Ctrl.	Buffer Type	Function
70	VCAP1	I/O	—	External Switch Capacitor
71	VCAP0	I/O	—	External Switch Capacitor
81	XTAL1	I	XTAL / VEXT	XTAL pad1 XTAL1. Main Oscillator/PLL/Clock Generator Input.
82	XTAL2	O	XTAL / VEXT	XTAL pad2 XTAL2. Main Oscillator/PLL/Clock Generator OUTPUT
89	TMS	I	FAST / PD2 / VEXT	JTAG Module State Machine Control Input
	DAP1	I/O		DAP: DAP1 Data I/O
91	TRST	I	FAST / PU2 / VEXT	JTAG Module Reset/Enable Input
92	TCK	I	FAST / PD2 / VEXT	JTAG Module Clock Input
	DAP0	I		DAP: DAP0 Clock Input
96	ESR1	I/O	FAST / PU1 / VEXT	ESR1 Port Pin input - can be used to trigger a reset or an NMI ESR1: External System Request Reset 1. Default NMI function. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR1WKP	I		ESR1 pin input

TC33x/TC32x 引脚定义和功能：TQFP-144 封装变体引脚

表 2-48 系统 I/O (续)

Pin	Symbol	Ctrl.	Buffer Type	Function
97	 PORST	I/O	PORST / PD / VEXT	PORST pin Power On Reset Input. Additional strong PD in case of power fail.
98	 ESR0	I/O	FAST / OD / VEXT	ESR0 Port Pin input - can be used to trigger a reset or an NMI ESR0: External System Request Reset 0. Default configuration during and after reset is open-drain driver. The driver drives low during power-on reset. This is valid additionally after deactivation of PORST_N until the internal reset phase has finished. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR0WKP	I		ESR0 pin input

表 2-49 电源

Pin	Symbol	Ctrl.	Buffer Type	Function
44	VDDM	I	—	ADC Analog Power Supply (5V / 3.3V)
126	VDDP3	I	—	Flash Power Supply (3.3V)
42	VAREF1	I	—	Positive Analog Reference Voltage 1
52	VEVRSB	I	—	Standby Power Supply (5V / 3.3V) for the Standby SRAM
10	VDD	I	—	Digital Core Power Supply (1.25V)
125	VEXT	I	—	External Power Supply (5V / 3.3V)
23	VEXT	I	—	External Power Supply (5V / 3.3V)
69	VEXT	I	—	External Power Supply (5V / 3.3V)
78	VEXT	I	—	External Power Supply (5V / 3.3V)
127	VDD	I	—	Digital Core Power Supply (1.25V)
22	VDD	I	—	Digital Core Power Supply (1.25V)
79	VDD	I	—	Digital Core Power Supply (1.25V)
99	VDD	I	—	Digital Core Power Supply (1.25V)
53	VDD	I	—	Digital Core Power Supply (1.25V)
72	VDDO	I	—	Switch capacitor EVRC Core regulator VDD supply output which shall be connected to other VDD pins externally on PCB level
E-PAD	VSS	I	—	Digital Ground
43	VSSM	I	—	Analog Ground for VDDM
41	VAGND1	I	—	Negative Analog Reference Voltage 1

TC33x/TC32x 引脚定义和功能: TQFP-144 封装变体引脚

表 2-49 电源 (续)

Pin	Symbol	Ctrl.	Buffer Type	Function
80	VSS	I	—	Oscillator Ground, VSS(OSC)
83	VEXT	I	—	Digital Power Supply for Oscillator (shall be supplied with same level as used for VEXT), VEXT(OSC)

2.4 TQFP-100 封装 TC33x/TC32x 的变体引脚配置（用于特性封装 L 和 LP）

注释：在以下 QFP 封装中，VFLEX 电源内部连接到 VEXT 电源，因此不会在相应的封装图中或电源表中显示为专用引脚。

表 2-50 端口 P00 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
10	P00.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	CCU61_CTRAPA			Trap input capture
	CCU60_T12HRE			External timer start 12
	P00.0	O0		General-purpose output
	GTM_TOUT9	O1		GTM muxed output
	IOM_REF0_9			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN3_ATX	O3		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O4		Reserved
	CAN10_TXD	O5		CAN transmit output node 0
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-51 端口 P02 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
1	P02.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_2			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_2			Mux input channel 0 of TIM module 0
	CCU61_CC60INB			T12 capture input 60
	ASCLIN2_ARXG			Receive input
	CCU60_CC60INA			T12 capture input 60
	SCU_E_REQ3_2			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.0	O0		General-purpose output
	GTM_TOUT0	O1		GTM muxed output
	IOM_REF0_0			Reference input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO1	O3		Master slave select output
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	ERAY0_TXDA	O6		Transmit Channel A
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-51 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
2	P02.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_2			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_2			Mux input channel 1 of TIM module 0
	ERAY0_RXDA2			Receive Channel A2
	ASCLIN2_ARXB			Receive input
	CAN00_RXDA			CAN receive input node 0
	SCU_E_REQ2_1			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.1	O0		General-purpose output
	GTM_TOUT1	O1		GTM muxed output
	IOM_REF0_1			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO2	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-51 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
3	P02.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_2			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_2			Mux input channel 2 of TIM module 0
	CCU61_CC61INB			T12 capture input 61
	CCU60_CC61INA			T12 capture input 61
	P02.2	O0		General-purpose output
	GTM_TOUT2	O1		GTM muxed output
	IOM_REF0_2			Reference input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ERAY0_TXDB	O6		Transmit Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
4	P02.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_2			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_2			Mux input channel 3 of TIM module 0
	ERAY0_RXDB2			Receive Channel B2
	CAN02_RXDB			CAN receive input node 2
	ASCLIN1_ARXG			Receive input
	P02.3	O0		General-purpose output
	GTM_TOUT3	O1		GTM muxed output
	IOM_REF0_3			Reference input 0
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI3_SLSO4	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-51 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
5	P02.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN4_1			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_1			Mux input channel 4 of TIM module 0
	CCU61_CC62INB			T12 capture input 62
	QSPI3_SLSIA			Slave select input
	CCU60_CC62INA			T12 capture input 62
	CAN11_RXDA			CAN receive input node 1
	P02.4	O0		General-purpose output
	GTM_TOUT4	O1		GTM muxed output
	IOM_REF0_4			Reference input 0
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_SLSO0	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENA	O6		Transmit Enable Channel A
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
6	P02.5	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_1			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_1			Mux input channel 5 of TIM module 0
	QSPI3_MRSTA			Master SPI data input
	SENT_SENT3C			Receive input channel 3
	P02.5	O0		General-purpose output
	GTM_TOUT5	O1		GTM muxed output
	IOM_REF0_5			Reference input 0
	CAN11_TXD	O2		CAN transmit output node 1
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-51 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
7	P02.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_1			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_1			Mux input channel 6 of TIM module 0
	CCU60_CC60INC			T12 capture input 60
	SENT_SENT2C			Receive input channel 2
	GPT120_T3INA			Trigger/gate input of core timer T3
	CCU60_CCPOS0A			Hall capture input 0
	CCU61_T12HRB			External timer start 12
	QSPI3_MTSRA			Slave SPI data input
	P02.6	O0		General-purpose output
	GTM_TOUT6	O1		GTM muxed output
	IOM_REF0_6			Reference input 0
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-51 端口 P02 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function	
8	P02.7	I	FAST / PU1 / VEXT / ES	General-purpose input	
	GTM_TIM1_IN7_1			Mux input channel 7 of TIM module 1	
	GTM_TIM0_IN7_1			Mux input channel 7 of TIM module 0	
	CCU60_CC61INC			T12 capture input 61	
	SENT_SENT1C			Receive input channel 1	
	GPT120_T3EUDA			Count direction control input of core timer T3	
	CCU60_CCPOS1A			Hall capture input 1	
	QSPI3_SCLKA			Slave SPI clock inputs	
	CCU61_T13HRB			External timer start 13	
	P02.7			O0	General-purpose output
	GTM_TOUT7	O1		GTM muxed output	
	IOM_REF0_7			Reference input 0	
	—	O2		Reserved	
	QSPI3_SCLK	O3		Master SPI clock output	
	—	O4		Reserved	
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0	
	SENT_SPC1	O6		Transmit output	
	CCU60_CC61	O7		T12 PWM channel 61	
	IOM_MON1_1			Monitor input 1	
	IOM_REF1_5			Reference input 1	
9	P02.8	I	SLOW / PU1 / VEXT / ES	General-purpose input	
	CCU60_CC62INC			T12 capture input 62	
	SENT_SENT0C			Receive input channel 0	
	CCU60_CCPOS2A			Hall capture input 2	
	GPT120_T4INA			Trigger/gate input of timer T4	
	CCU61_T12HRC			External timer start 12	
	CCU61_T13HRC			External timer start 13	
	P02.8			O0	General-purpose output
	GTM_TOUT8			O1	GTM muxed output
	IOM_REF0_8				Reference input 0
	QSPI3_SLSO5	O2		Master slave select output	
	ASCLIN8_ASCLK	O3		Shift clock output	
	—	O4		Reserved	
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0	
	—	O6		Reserved	
	CCU60_CC62	O7		T12 PWM channel 62	
	IOM_MON1_0			Monitor input 1	
	IOM_REF1_4			Reference input 1	

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-52 端口 P10 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
99	P10.5	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_4			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_4			Mux input channel 2 of TIM module 0
	PMS_HWCFG4IN			HWCFG4 pin input
	P10.5	O0		General-purpose output
	GTM_TOUT107	O1		GTM muxed output
	IOM_REF2_9			Reference input 2
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO8	O3		Master slave select output
	QSPI1_SLSO9	O4		Master slave select output
	GPT120_T6OUT	O5		External output for overflow/underflow detection of core timer T6
	ASCLIN2_ASLSO	O6		Slave select signal output
	—	O7		Reserved
100	P10.6	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_4			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_4			Mux input channel 3 of TIM module 0
	ASCLIN2_ARXD			Receive input
	QSPI3_MTSRB			Slave SPI data input
	PMS_HWCFG5IN			HWCFG5 pin input
	P10.6	O0		General-purpose output
	GTM_TOUT108	O1		GTM muxed output
	IOM_REF2_10			Reference input 2
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_MTSR	O3		Master SPI data output
	GPT120_T3OUT	O4		External output for overflow/underflow detection of core timer T3
	—	O5		Reserved
	QSPI1_MRST	O6		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-53 端口 P11 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
91	P11.2	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.2	O0		General-purpose output
	GTM_TOUT95	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO5	O3		Master slave select output
	QSPI1_SLSO5	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1
92	P11.3	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MRSTB			Master SPI data input
	P11.3	O0		General-purpose output
	GTM_TOUT96	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MRST	O3		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	ERAY0_TXDA	O4		Transmit Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1
	93	P11.6		I
QSPI1_SCLKB		Slave SPI clock inputs		
P11.6		O0	General-purpose output	
GTM_TOUT97		O1	GTM muxed output	
ERAY0_TXENB		O2	Transmit Enable Channel B	
QSPI1_SCLK		O3	Master SPI clock output	
ERAY0_TXENA		O4	Transmit Enable Channel A	
—		O5	Reserved	
—		O6	Reserved	
CCU60_COUT61		O7	T12 PWM channel 61	
IOM_MON1_4			Monitor input 1	
IOM_REF1_2			Reference input 1	

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-53 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
95	P11.8	I	SLOW / PU1 / VFLEX / ES	General-purpose input
	CAN12_RXDD			CAN receive input node 2
	P11.8	O0		General-purpose output
	GTM_TOUT124	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
94	P11.9	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MTSRB			Slave SPI data input
	ERAY0_RXDA1			Receive Channel A1
	P11.9	O0		General-purpose output
	GTM_TOUT98	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-53 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
96	P11.10	I	FAST / PU1 / VFLEX / ES	General-purpose input
	CAN03_RXDD			CAN receive input node 3
	ERAY0_RXDB1			Receive Channel B1
	ASCLIN1_ARXE			Receive input
	SCU_E_REQ6_3			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	QSPI1_SLSIA			Slave select input
	P11.10	O0		General-purpose output
	GTM_TOUT99	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO3	O3		Master slave select output
	QSPI1_SLSO3	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
97	P11.11	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.11	O0		General-purpose output
	GTM_TOUT100	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO4	O3		Master slave select output
	QSPI1_SLSO4	O4		Master slave select output
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-53 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
98	P11.12	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.12	O0		General-purpose output
	GTM_TOUT101	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	GTM_CLK2	O3		CGM generated clock
	ERAY0_TXDB	O4		Transmit Channel B
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	CCU_EXTCLK1	O6		External Clock 1
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

表 2-54 端口 P13 的功能

Pin	Symbol	Ctrl.	Buffer Type	Function
88	P13.1	I	FAST / PU1 / VEXT / ES6	General-purpose input
	CAN10_RXDD			CAN receive input node 0
	ASCLIN10_ARXD			Receive input
	P13.1	O0		General-purpose output
	GTM_TOUT92	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-54 端口 P13 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
89	P13.2	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GPT120_CAPINA			Trigger input to capture value of timer T5 into CAPREL register
	P13.2	O0		General-purpose output
	GTM_TOUT93	O1		GTM muxed output
	ASCLIN10_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
90	P13.3	I	FAST / PU1 / VEXT / ES6	General-purpose input
	P13.3	O0		General-purpose output
	GTM_TOUT94	O1		GTM muxed output
	ASCLIN10_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-55 端口 P14 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
81	P14.0	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN3_5			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_5			Mux input channel 3 of TIM module 0
	P14.0	O0		General-purpose output
	GTM_TOUT80	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	ERAY0_TXDA	O3		Transmit Channel A
	ERAY0_TXDB	O4		Transmit Channel B
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-55 端口 P14 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
82	P14.1	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN4_3			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_3			Mux input channel 4 of TIM module 0
	ERAY0_RXDA3			Receive Channel A3
	ASCLIN0_ARXA			Receive input
	ERAY0_RXDB3			Receive Channel B3
	CAN01_RXDB			CAN receive input node 1
	SCU_E_REQ3_1			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	PMS_PINAWKP			PINA (P14.1) pin input
	P14.1			O0
	GTM_TOUT81	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-55 端口 P14 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
83	P14.3	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_3			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_3			Mux input channel 6 of TIM module 0
	PMS_HWCFG3IN			HWCFG3 pin input
	ASCLIN2_ARXA			Receive input
	SCU_E_REQ1_0			ERU Channel 1 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P14.3	O0		General-purpose output
	GTM_TOUT83	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO3	O3		Master slave select output
	ASCLIN1_ASLSO	O4		Slave select signal output
	ASCLIN3_ASLSO	O5		Slave select signal output
	—	O6		Reserved
	—	O7		Reserved
84	P14.5	I	FAST / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_4			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_4			Mux input channel 0 of TIM module 0
	PMS_HWCFG1IN			HWCFG1 pin input
	P14.5	O0		General-purpose output
	GTM_TOUT85	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXDB	O6		Transmit Channel B
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-56 端口 P15 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
76	P15.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	P15.0	O0		General-purpose output
	GTM_TOUT71	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO13	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	—	O7		Reserved
77	P15.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN02_RXDA			CAN receive input node 2
	ASCLIN1_ARXA			Receive input
	QSPI2_SLSIB			Slave select input
	SCU_E_REQ7_2			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.1	O0		General-purpose output
	GTM_TOUT72	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_SLSO5	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-56 端口 P15 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
78	P15.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_SLSIA			Slave select input
	QSPI2_MRSTE			Master SPI data input
	QSPI2_HSICINA			Highspeed capture channel
	P15.2	O0		General-purpose output
	GTM_TOUT73	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SLSO0	O3		Master slave select output
	—	O4		Reserved
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	—	O7		Reserved
79	P15.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN01_RXDA			CAN receive input node 1
	ASCLIN0_ARXB			Receive input
	QSPI2_SCLKA			Slave SPI clock inputs
	QSPI2_HSICINB			Highspeed capture channel
	P15.3	O0		General-purpose output
	GTM_TOUT74	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-56 端口 P15 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
80	P15.5	I	FAST / PU1 / VEXT / ES	General-purpose input
	ASCLIN1_ARXB			Receive input
	QSPI2_MTSRA			Slave SPI data input
	SCU_E_REQ4_3			ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.5	O0		General-purpose output
	GTM_TOUT76	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1

表 2-57 端口 P20 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
64	P20.2	I	S / PU / VEXT	General-purpose input This pin is latched at power on reset release to enter test mode.
	TESTMODE			Testmode Enable Input

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-57 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
69	P20.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_3			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_3			Mux input channel 7 of TIM module 0
	P20.8	O0		General-purpose output
	GTM_TOUT64	O1		GTM muxed output
	ASCLIN1_ASLSO	O2		Slave select signal output
	QSPI0_SLSO0	O3		Master slave select output
	QSPI1_SLSO0	O4		Master slave select output
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
70	P20.9	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN03_RXDE			CAN receive input node 3
	ASCLIN1_ARXC			Receive input
	QSPI0_SLSIB			Slave select input
	SCU_E_REQ7_0			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P20.9	O0		General-purpose output
	GTM_TOUT65	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO1	O3		Master slave select output
	QSPI1_SLSO1	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_CC61	O7		T12 PWM channel 61
	IOM_MON1_9			Monitor input 1
	IOM_REF1_12			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-57 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
71	P20.10	I	FAST / PU1 / VEXT / ES	General-purpose input
	P20.10	O0		General-purpose output
	GTM_TOUT66	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO6	O3		Master slave select output
	QSPI2_SLSO7	O4		Master slave select output
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1
72	P20.11	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SCLKA			Slave SPI clock inputs
	P20.11	O0		General-purpose output
	GTM_TOUT67	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT60	O7		T12 PWM channel 60
	IOM_MON1_11			Monitor input 1
	IOM_REF1_10			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-57 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
73	P20.12	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MRSTA			Master SPI data input
	IOM_PIN_13			GPIO pad input to FPC
	P20.12	O0		General-purpose output
	GTM_TOUT68	O1		GTM muxed output
	IOM_MON0_13			Monitor input 0
	—	O2		Reserved
	QSPI0_MRST	O3		Slave SPI data output
	IOM_MON2_0			Monitor input 2
	IOM_REF2_0			Reference input 2
	QSPI0_MTSR	O4		Master SPI data output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1
74	P20.13	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SLSIA			Slave select input
	IOM_PIN_14			GPIO pad input to FPC
	P20.13	O0		General-purpose output
	GTM_TOUT69	O1		GTM muxed output
	IOM_MON0_14			Monitor input 0
	—	O2		Reserved
	QSPI0_SLSO2	O3		Master slave select output
	QSPI1_SLSO2	O4		Master slave select output
	QSPI0_SCLK	O5		Master SPI clock output
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-57 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
75	P20.14	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MTSRA			Slave SPI data input
	IOM_PIN_15			GPIO pad input to FPC
	DMU_FDEST			Enter destructive debug mode
	P20.14	O0		General-purpose output
	GTM_TOUT70	O1		GTM muxed output
	IOM_MON0_15			Monitor input 0
	—	O2		Reserved
	QSPI0_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

表 2-58 端口 P21 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
56	P21.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_7			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_7			Mux input channel 0 of TIM module 0
	SCU_EMGSTOP_POR T_B			Emergency stop Port Pin B input request
	ASCLIN11_ARXE			Receive input
	P21.2	O0		General-purpose output
	GTM_TOUT53	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-58 端口 P21 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
57	P21.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_6			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_6			Mux input channel 1 of TIM module 0
	P21.3	O0		General-purpose output
	GTM_TOUT54	O1		GTM muxed output
	ASCLIN11_ASCLK	O2		Shift clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved
58	P21.4	I	FAST / PU1 / VEXT / ES6	General-purpose input
	GTM_TIM1_IN2_6			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_6			Mux input channel 2 of TIM module 0
	P21.4	O0		General-purpose output
	GTM_TOUT55	O1		GTM muxed output
	ASCLIN11_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-58 端口 P21 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
59	P21.6/TDI	I	FAST / PD / PU2 / VEXT / ES3	General-purpose input PD during Reset and in DAP/DAPE or JTAG mode. After Reset release and when not in DAP/DAPE or JTAG mode: PU. In Standby mode: HighZ.
	GTM_TIM1_IN4_8			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_8			Mux input channel 4 of TIM module 0
	GPT120_T5EUDA			Count direction control input of timer T5
	ASCLIN3_ARXF			Receive input
	CBS_TGI2			Trigger input
	TDI			JTAG Module Data Input
	P21.6	O0		General-purpose output
	GTM_TOUT57	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T3OUT	O7		External output for overflow/underflow detection of core timer T3
	CBS_TGO2	O		Trigger output
	DAP3	I/O		DAP: DAP3 Data I/O

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-58 端口 P21 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
61	P21.7/TDO	I	FAST / PU2 / VEXT / ES4	General-purpose input
	GTM_TIM1_IN5_7			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_7			Mux input channel 5 of TIM module 0
	GPT120_T5INA			Trigger/gate input of timer T5
	CBS_TGI3			Trigger input
	P21.7	O0		General-purpose output
	GTM_TOUT58	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T6OUT	O7		External output for overflow/underflow detection of core timer T6
	CBS_TGO3	O		Trigger output
	DAP2	I/O		DAP: DAP2 Data I/O
	TDO	O		JTAG Module Data Output

表 2-59 端口 P23 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
51	P23.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_4			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_4			Mux input channel 6 of TIM module 0
	ASCLIN6_ARXF			Receive input
	P23.1	O0		General-purpose output
	GTM_TOUT42	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	—	O3		Reserved
	GTM_CLK0	O4		CGM generated clock
	CAN10_TXD	O5		CAN transmit output node 0
	CCU_EXTCLK0	O6		External Clock 0
	ASCLIN6_ASCLK	O7		Shift clock output

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-60 端口 P33 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
41	P33.5	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN1_8			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_8			Mux input channel 1 of TIM module 0
	GPT120_T4EUIDB			Count direction control input of timer T4
	ASCLIN2_ACTSB			Clear to send input
	CCU61_CCPOS2C			Hall capture input 2
	SENT_SENT5C			Receive input channel 5
	CAN13_RXDB			CAN receive input node 3
	IOM_PIN_5			GPIO pad input to FPC
	P33.5	O0		General-purpose output
	GTM_TOUT27	O1		GTM muxed output
	IOM_MON0_5			Monitor input 0
	IOM_GTM_5			GTM-provided inputs to EXOR combiner
	QSPI0_SLSO7	O2		Master slave select output
	QSPI1_SLSO7	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	ASCLIN5_ASLSO	O7		Slave select signal output
42	P33.6	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN2_9			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_9			Mux input channel 2 of TIM module 0
	GPT120_T2EUIDB			Count direction control input of timer T2
	SENT_SENT4C			Receive input channel 4
	CCU61_CCPOS1C			Hall capture input 1
	ASCLIN8_ARXD			Receive input
	IOM_PIN_6			GPIO pad input to FPC
	P33.6	O0		General-purpose output
	GTM_TOUT28	O1		GTM muxed output
	IOM_MON0_6			Monitor input 0
	IOM_GTM_6			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI2_SLSO11	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-60 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
43	P33.7	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN3_9			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_9			Mux input channel 3 of TIM module 0
	CAN00_RXDE			CAN receive input node 0
	GPT120_T2INB			Trigger/gate input of timer T2
	CCU61_CCPOS0C			Hall capture input 0
	SCU_E_REQ4_0			ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	IOM_PIN_7			GPIO pad input to FPC
	P33.7	O0		General-purpose output
	GTM_TOUT29	O1		GTM muxed output
	IOM_MON0_7			Monitor input 0
	IOM_GTM_7			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASCLK	O2		Shift clock output
	—	O3		Reserved
	ASCLIN8_ATX	O4		Transmit output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-60 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
44	P33.8	I	FAST / HighZ / VEVR SB	General-purpose input
	GTM_TIM1_IN4_7			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_7			Mux input channel 4 of TIM module 0
	ASCLIN2_ARXE			Receive input
	SCU_EMGSTOP_POR T_A			Emergency stop Port Pin A input request
	IOM_PIN_8			GPIO pad input to FPC
	P33.8	O0		General-purpose output
	GTM_TOUT30	O1		GTM muxed output
	IOM_MON0_8			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
	SMU_FSP0	O		FSP[1..0] Output Signals - Generated by SMU_core

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-60 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
45	P33.9	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN1_9			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_9			Mux input channel 1 of TIM module 0
	QSPI3_HSICINA			Highspeed capture channel
	IOM_PIN_9			GPIO pad input to FPC
	P33.9	O0		General-purpose output
	GTM_TOUT31	O1		GTM muxed output
	IOM_MON0_9			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	ASCLIN2_ASCLK	O4		Shift clock output
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ATX	O6		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-60 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
46	P33.10	I	FAST / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN0_9			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_9			Mux input channel 0 of TIM module 0
	QSPI3_HSCINB			Highspeed capture channel
	CAN01_RXDD			CAN receive input node 1
	ASCLIN0_ARXD			Receive input
	IOM_PIN_10			GPIO pad input to FPC
	P33.10	O0		General-purpose output
	GTM_TOUT32	O1		GTM muxed output
	IOM_MON0_10			Monitor input 0
	QSPI1_SLSO6	O2		Master slave select output
	—	O3		Reserved
	ASCLIN1_ASLSO	O4		Slave select signal output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1
	SMU_FSP1	O		FSP[1..0] Output Signals - Generated by SMU_core

表 2-61 模拟输入

Pin	Symbol	Ctrl.	Buffer Type	Function
38	AN0	I	D / HighZ / VDDM	Analog Input 0
	EVADC_G0CH0			Analog input channel 0, group 0
37	AN1	I	D / HighZ / VDDM	Analog Input 1
	EVADC_G0CH1			Analog input channel 1, group 0
36	AN2	I	D / HighZ / VDDM	Analog Input 2
	EVADC_G0CH2			Analog input channel 2, group 0
35	AN3	I	D / HighZ / VDDM	Analog Input 3
	EVADC_G0CH3			Analog input channel 3, group 0
34	AN4	I	D / HighZ / VDDM	Analog Input 4
	EVADC_G0CH4			Analog input channel 4, group 0
	EVADC_G8CH8			Analog input channel 8, group 8
33	AN5	I	D / HighZ / VDDM	Analog Input 5
	EVADC_G0CH5			Analog input channel 5, group 0
	EVADC_G8CH9			Analog input channel 9, group 8

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-61 模拟输入（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
32	AN6	I	D / HighZ / VDDM	Analog Input 6
	EVADC_G0CH6			Analog input channel 6, group 0
	EVADC_G8CH10			Analog input channel 10, group 8
28	AN7	I	D / HighZ / VDDM	Analog Input 7
	EVADC_G0CH7			Analog input channel 7, group 0
	EVADC_G8CH11			Analog input channel 11, group 8
27	AN8	I	D / HighZ / VDDM	Analog Input 8
	EVADC_G1CH0			Analog input channel 0, group 1
	EVADC_G8CH12			Analog input channel 12, group 8
26	AN9	I	D / HighZ / VDDM	Analog Input 9
	EVADC_G1CH1			Analog input channel 1, group 1
	EVADC_G8CH13			Analog input channel 13, group 8
25	AN11	I	D / HighZ / VDDM	Analog Input 11
	EVADC_G1CH3			Analog input channel 3, group 1
	EVADC_G8CH15			Analog input channel 15, group 8
24	AN12	I	D / HighZ / VDDM	Analog Input 12
	EVADC_G1CH4			Analog input channel 4, group 1
23	AN13	I	D / HighZ / VDDM	Analog Input 13
	EVADC_G1CH5			Analog input channel 5, group 1
22	AN14	I	D / HighZ / VDDM	Analog Input 14
	EVADC_G1CH6			Analog input channel 6, group 1
21	AN15	I	D / HighZ / VDDM	Analog Input 15
	EVADC_G1CH7			Analog input channel 7, group 1
20	AN32/P40.4	I	S / HighZ / VDDM	Analog Input 32
	SENT_SENT4A			Receive input channel 4
	EVADC_G8CH0			Analog input channel 0, group 8
	CCU60_CCPOS2D			Hall capture input 2
19	AN33/P40.5	I	S / HighZ / VDDM	Analog Input 33
	SENT_SENT5A			Receive input channel 5
	EVADC_G8CH1			Analog input channel 1, group 8
	CCU61_CCPOS0D			Hall capture input 0
18	AN34	I	D / HighZ / VDDM	Analog Input 34
	EVADC_G8CH2			Analog input channel 2, group 8
17	AN35	I	D / HighZ / VDDM	Analog Input 35
	EVADC_G8CH3			Analog input channel 3, group 8

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-61 模拟输入（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
16	AN36/P40.6	I	S / HighZ / VDDM	Analog Input 36
	SENT_SENT0A			Receive input channel 0
	EVADC_G8CH4			Analog input channel 4, group 8
	CCU61_CCPOS1B			Hall capture input 1
15	AN37/P40.7	I	S / HighZ / VDDM	Analog Input 37
	SENT_SENT1A			Receive input channel 1
	EVADC_G8CH5			Analog input channel 5, group 8
	CCU61_CCPOS1D			Hall capture input 1
14	AN38/P40.8	I	S / HighZ / VDDM	Analog Input 38
	SENT_SENT2A			Receive input channel 2
	EVADC_G8CH6			Analog input channel 6, group 8
	CCU61_CCPOS2B			Hall capture input 2
13	AN39/P40.9	I	S / HighZ / VDDM	Analog Input 39
	SENT_SENT3A			Receive input channel 3
	EVADC_G8CH7			Analog input channel 7, group 8
	CCU61_CCPOS2D			Hall capture input 2

表 2-62 系统 I/O

Pin	Symbol	Ctrl.	Buffer Type	Function
48	VCAP1	I/O	—	External Switch Capacitor
49	VCAP0	I/O	—	External Switch Capacitor
53	XTAL1	I	XTAL / VEXT	XTAL pad1 XTAL1. Main Oscillator/PLL/Clock Generator Input.
54	XTAL2	O	XTAL / VEXT	XTAL pad2 XTAL2. Main Oscillator/PLL/Clock Generator OUTPUT
60	TMS	I	FAST / PD2 / VEXT	JTAG Module State Machine Control Input
	DAP1	I/O		DAP: DAP1 Data I/O
62	TRST	I	FAST / PU2 / VEXT	JTAG Module Reset/Enable Input
63	TCK	I	FAST / PD2 / VEXT	JTAG Module Clock Input
	DAP0	I		DAP: DAP0 Clock Input

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-62 系统 I/O (续)

Pin	Symbol	Ctrl.	Buffer Type	Function
65	ESR1	I/O	FAST / PU1 / VEXT	ESR1 Port Pin input - can be used to trigger a reset or an NMI ESR1: External System Request Reset 1. Default NMI function. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR1WKP	I		ESR1 pin input
66	PORST	I/O	PORST / PD / VEXT	PORST pin Power On Reset Input. Additional strong PD in case of power fail.
67	ESR0	I/O	FAST / OD / VEXT	ESR0 Port Pin input - can be used to trigger a reset or an NMI ESR0: External System Request Reset 0. Default configuration during and after reset is open-drain driver. The driver drives low during power-on reset. This is valid additionally after deactivation of PORST_N until the internal reset phase has finished. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR0WKP	I		ESR0 pin input

表 2-63 电源

Pin	Symbol	Ctrl.	Buffer Type	Function
30	VDDM	I	—	ADC Analog Power Supply (5V / 3.3V)
86	VDDP3	I	—	Flash Power Supply (3.3V)
29	VAREF1	I	—	Positive Analog Reference Voltage 1
39	VEVRSB	I	—	Standby Power Supply (5V / 3.3V) for the Standby SRAM
11	VDD	I	—	Digital Core Power Supply (1.25V)
12	VEXT	I	—	External Power Supply (5V / 3.3V)
52	VDD	I	—	Digital Core Power Supply (1.25V)
68	VDD	I	—	Digital Core Power Supply (1.25V)
85	VEXT	I	—	External Power Supply (5V / 3.3V)
47	VEXT	I	—	External Power Supply (5V / 3.3V)
87	VDD	I	—	Digital Core Power Supply (1.25V)
40	VDD	I	—	Digital Core Power Supply (1.25V)
50	VDDO	I	—	Switch capacitor EVRC Core regulator VDD supply output which shall be connected to other VDD pins externally on PCB level

TC33x/TC32x 引脚定义和功能：TQFP-100 封装变体引脚

表 2-63 电源 (续)

Pin	Symbol	Ctrl.	Buffer Type	Function
E-PAD	VSS	I	—	Digital Ground
31	VSSM	I	—	Analog Ground for VDDM
55	VEXT	I	—	Digital Power Supply for Oscillator (shall be supplied with same level as used for VEXT), VEXT(OSC)

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

2.5 TQFP-80 封装 TC33x/TC32x 的变体引脚配置（用于特性封装 L 和 LP）

注释：在以下 QFP 封装中，VFLEX 电源内部连接到 VEXT 电源，因此不会在相应的封装图中或电源表中显示为专用引脚。

注释：在 TC33x/TC32x 的 TQFP80 封装变体中，只有三个 QSPI 实例可用——即 QSPI0、QSPI1 和 QSPI3。虽然一些 QSPI2 实例信号被绑定出来，但此封装中一些必需的信号无法绑定。因此，这里不能使用 QSPI2。

表 2-64 端口 P00 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
10	P00.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	CCU61_CTRAPA			Trap input capture
	CCU60_T12HRE			External timer start 12
	P00.0	O0		General-purpose output
	GTM_TOUT9	O1		GTM muxed output
	IOM_REF0_9			Reference input 0
	ASCLIN3_ASCLK	O2		Shift clock output
	ASCLIN3_ATX	O3		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	—	O4		Reserved
	CAN10_TXD	O5		CAN transmit output node 0
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-65 端口 P02 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
1	P02.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_2			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_2			Mux input channel 0 of TIM module 0
	CCU61_CC60INB			T12 capture input 60
	ASCLIN2_ARXG			Receive input
	CCU60_CC60INA			T12 capture input 60
	SCU_E_REQ3_2			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.0	O0		General-purpose output
	GTM_TOUT0	O1		GTM muxed output
	IOM_REF0_0			Reference input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO1	O3		Master slave select output
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	ERAY0_TXDA	O6		Transmit Channel A
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-65 端口 P02 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
2	P02.1	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN1_2			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_2			Mux input channel 1 of TIM module 0
	ERAY0_RXDA2			Receive Channel A2
	ASCLIN2_ARXB			Receive input
	CAN00_RXDA			CAN receive input node 0
	SCU_E_REQ2_1			ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P02.1	O0		General-purpose output
	GTM_TOUT1	O1		GTM muxed output
	IOM_REF0_1			Reference input 0
	—	O2		Reserved
	QSPI3_SLSO2	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-65 端口 P02 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
3	P02.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_2			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_2			Mux input channel 2 of TIM module 0
	CCU61_CC61INB			T12 capture input 61
	CCU60_CC61INA			T12 capture input 61
	P02.2	O0		General-purpose output
	GTM_TOUT2	O1		GTM muxed output
	IOM_REF0_2			Reference input 0
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI3_SLSO3	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ERAY0_TXDB	O6		Transmit Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
4	P02.3	I	SLOW / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_2			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_2			Mux input channel 3 of TIM module 0
	ERAY0_RXDB2			Receive Channel B2
	CAN02_RXDB			CAN receive input node 2
	ASCLIN1_ARXG			Receive input
	P02.3	O0		General-purpose output
	GTM_TOUT3	O1		GTM muxed output
	IOM_REF0_3			Reference input 0
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI3_SLSO4	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-65 端口 P02 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
5	P02.4	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN4_1			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_1			Mux input channel 4 of TIM module 0
	CCU61_CC62INB			T12 capture input 62
	QSPI3_SLSIA			Slave select input
	CCU60_CC62INA			T12 capture input 62
	CAN11_RXDA			CAN receive input node 1
	P02.4	O0		General-purpose output
	GTM_TOUT4	O1		GTM muxed output
	IOM_REF0_4			Reference input 0
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_SLSO0	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENA	O6		Transmit Enable Channel A
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1
6	P02.5	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN5_1			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_1			Mux input channel 5 of TIM module 0
	QSPI3_MRSTA			Master SPI data input
	SENT_SENT3C			Receive input channel 3
	P02.5	O0		General-purpose output
	GTM_TOUT5	O1		GTM muxed output
	IOM_REF0_5			Reference input 0
	CAN11_TXD	O2		CAN transmit output node 1
	QSPI3_MRST	O3		Slave SPI data output
	IOM_MON2_3			Monitor input 2
	IOM_REF2_3			Reference input 2
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-65 端口 P02 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
7	P02.6	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_1			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_1			Mux input channel 6 of TIM module 0
	CCU60_CC60INC			T12 capture input 60
	SENT_SENT2C			Receive input channel 2
	GPT120_T3INA			Trigger/gate input of core timer T3
	CCU60_CCPOS0A			Hall capture input 0
	CCU61_T12HRB			External timer start 12
	QSPI3_MTSRA			Slave SPI data input
	P02.6	O0		General-purpose output
	GTM_TOUT6	O1		GTM muxed output
	IOM_REF0_6			Reference input 0
	—	O2		Reserved
	QSPI3_MTSR	O3		Master SPI data output
	—	O4		Reserved
	EVADC_EMUX00	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-65 端口 P02 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
8	P02.7	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_1			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_1			Mux input channel 7 of TIM module 0
	CCU60_CC61INC			T12 capture input 61
	SENT_SENT1C			Receive input channel 1
	GPT120_T3EUDA			Count direction control input of core timer T3
	CCU60_CCPOS1A			Hall capture input 1
	QSPI3_SCLKA			Slave SPI clock inputs
	CCU61_T13HRB			External timer start 13
	P02.7			O0
	GTM_TOUT7	O1		GTM muxed output
	IOM_REF0_7			Reference input 0
	—	O2		Reserved
	QSPI3_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	EVADC_EMUX01	O5		Control of external analog multiplexer interface 0
	SENT_SPC1	O6		Transmit output
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
9	P02.8	I	SLOW / PU1 / VEXT / ES	General-purpose input
	CCU60_CC62INC			T12 capture input 62
	SENT_SENT0C			Receive input channel 0
	CCU60_CCPOS2A			Hall capture input 2
	GPT120_T4INA			Trigger/gate input of timer T4
	CCU61_T12HRC			External timer start 12
	CCU61_T13HRC			External timer start 13
	P02.8			O0
	GTM_TOUT8	O1		GTM muxed output
	IOM_REF0_8			Reference input 0
	QSPI3_SLSO5	O2		Master slave select output
	ASCLIN8_ASCLK	O3		Shift clock output
	—	O4		Reserved
	EVADC_EMUX02	O5		Control of external analog multiplexer interface 0
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-66 端口 P10 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
79	P10.5	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN2_4			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_4			Mux input channel 2 of TIM module 0
	PMS_HWC4FG4IN			HWC4FG4 pin input
	P10.5	O0		General-purpose output
	GTM_TOUT107	O1		GTM muxed output
	IOM_REF2_9			Reference input 2
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI3_SLSO8	O3		Master slave select output
	QSPI1_SLSO9	O4		Master slave select output
	GPT120_T6OUT	O5		External output for overflow/underflow detection of core timer T6
	ASCLIN2_ASLSO	O6		Slave select signal output
	—	O7		Reserved
80	P10.6	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN3_4			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_4			Mux input channel 3 of TIM module 0
	ASCLIN2_ARXD			Receive input
	QSPI3_MTSRB			Slave SPI data input
	PMS_HWC5FG5IN			HWC5FG5 pin input
	P10.6	O0		General-purpose output
	GTM_TOUT108	O1		GTM muxed output
	IOM_REF2_10			Reference input 2
	ASCLIN2_ASCLK	O2		Shift clock output
	QSPI3_MTSR	O3		Master SPI data output
	GPT120_T3OUT	O4		External output for overflow/underflow detection of core timer T3
	—	O5		Reserved
	QSPI1_MRST	O6		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-67 端口 P11 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
72	P11.2	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.2	O0		General-purpose output
	GTM_TOUT95	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO5	O3		Master slave select output
	QSPI1_SLSO5	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1
73	P11.3	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MRSTB			Master SPI data input
	P11.3	O0		General-purpose output
	GTM_TOUT96	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MRST	O3		Slave SPI data output
	IOM_MON2_1			Monitor input 2
	IOM_REF2_1			Reference input 2
	ERAY0_TXDA	O4		Transmit Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1
74	P11.6	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_SCLKB			Slave SPI clock inputs
	P11.6	O0		General-purpose output
	GTM_TOUT97	O1		GTM muxed output
	ERAY0_TXENB	O2		Transmit Enable Channel B
	QSPI1_SCLK	O3		Master SPI clock output
	ERAY0_TXENA	O4		Transmit Enable Channel A
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT61	O7		T12 PWM channel 61
	IOM_MON1_4			Monitor input 1
	IOM_REF1_2			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-67 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
75	P11.9	I	FAST / PU1 / VFLEX / ES	General-purpose input
	QSPI1_MTSRB			Slave SPI data input
	ERAY0_RXDA1			Receive Channel A1
	P11.9	O0		General-purpose output
	GTM_TOUT98	O1		GTM muxed output
	—	O2		Reserved
	QSPI1_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT60	O7		T12 PWM channel 60
	IOM_MON1_3			Monitor input 1
	IOM_REF1_3			Reference input 1
76	P11.10	I	FAST / PU1 / VFLEX / ES	General-purpose input
	CAN03_RXDD			CAN receive input node 3
	ERAY0_RXDB1			Receive Channel B1
	ASCLIN1_ARXE			Receive input
	SCU_E_REQ6_3			ERU Channel 6 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	QSPI1_SLSIA			Slave select input
	P11.10	O0		General-purpose output
	GTM_TOUT99	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO3	O3		Master slave select output
	QSPI1_SLSO3	O4		Master slave select output
	—	O5		Reserved
	—	O6		Reserved
	CCU60_CC62	O7		T12 PWM channel 62
	IOM_MON1_0			Monitor input 1
	IOM_REF1_4			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-67 端口 P11 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
77	P11.11	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.11	O0		General-purpose output
	GTM_TOUT100	O1		GTM muxed output
	—	O2		Reserved
	QSPI0_SLSO4	O3		Master slave select output
	QSPI1_SLSO4	O4		Master slave select output
	—	O5		Reserved
	ERAY0_TXENB	O6		Transmit Enable Channel B
	CCU60_CC61	O7		T12 PWM channel 61
	IOM_MON1_1			Monitor input 1
	IOM_REF1_5			Reference input 1
78	P11.12	I	FAST / PU1 / VFLEX / ES	General-purpose input
	P11.12	O0		General-purpose output
	GTM_TOUT101	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	GTM_CLK2	O3		CGM generated clock
	ERAY0_TXDB	O4		Transmit Channel B
	CAN03_TXD	O5		CAN transmit output node 3
	IOM_MON2_8			Monitor input 2
	IOM_REF2_8			Reference input 2
	CCU_EXTCLK1	O6		External Clock 1
	CCU60_CC60	O7		T12 PWM channel 60
	IOM_MON1_2			Monitor input 1
	IOM_REF1_6			Reference input 1

表 2-68 端口 P14 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
65	P14.0	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN3_5			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_5			Mux input channel 3 of TIM module 0
	P14.0	O0		General-purpose output
	GTM_TOUT80	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	ERAY0_TXDA	O3		Transmit Channel A
	ERAY0_TXDB	O4		Transmit Channel B
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	CCU60_COUT62	O7		T12 PWM channel 62
	IOM_MON1_5			Monitor input 1
	IOM_REF1_1			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-68 端口 P14 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
66	P14.1	I	FAST / PU1 / VEXT / ES2	General-purpose input
	GTM_TIM1_IN4_3			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_3			Mux input channel 4 of TIM module 0
	ERAY0_RXDA3			Receive Channel A3
	ASCLIN0_ARXA			Receive input
	ERAY0_RXDB3			Receive Channel B3
	CAN01_RXDB			CAN receive input node 1
	SCU_E_REQ3_1			ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	PMS_PINAWKP			PINA (P14.1) pin input
	P14.1			O0
	GTM_TOUT81	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	CCU60_COUT63	O7		T13 PWM channel 63
	IOM_MON1_6			Monitor input 1
	IOM_REF1_0			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-68 端口 P14 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
67	P14.3	I	SLOW / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_3			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_3			Mux input channel 6 of TIM module 0
	PMS_HWCFG3IN			HWCFG3 pin input
	ASCLIN2_ARXA			Receive input
	SCU_E_REQ1_0			ERU Channel 1 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P14.3	O0		General-purpose output
	GTM_TOUT83	O1		GTM muxed output
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	QSPI2_SLSO3	O3		Master slave select output
	ASCLIN1_ASLSO	O4		Slave select signal output
	ASCLIN3_ASLSO	O5		Slave select signal output
	—	O6		Reserved
	—	O7		Reserved
68	P14.5	I	FAST / PU2 / VEXT / ES	General-purpose input
	GTM_TIM1_IN0_4			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_4			Mux input channel 0 of TIM module 0
	PMS_HWCFG1IN			HWCFG1 pin input
	P14.5	O0		General-purpose output
	GTM_TOUT85	O1		GTM muxed output
	—	O2		Reserved
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	ERAY0_TXDB	O6		Transmit Channel B
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-69 端口 P15 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
61	P15.0	I	FAST / PU1 / VEXT / ES	General-purpose input
	P15.0	O0		General-purpose output
	GTM_TOUT71	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI0_SLSO13	O3		Master slave select output
	—	O4		Reserved
	CAN02_TXD	O5		CAN transmit output node 2
	IOM_MON2_7			Monitor input 2
	IOM_REF2_7			Reference input 2
	ASCLIN1_ASCLK	O6		Shift clock output
	—	O7		Reserved
62	P15.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN02_RXDA			CAN receive input node 2
	ASCLIN1_ARXA			Receive input
	QSPI2_SLSIB			Slave select input
	SCU_E_REQ7_2			ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	P15.1	O0		General-purpose output
	GTM_TOUT72	O1		GTM muxed output
	ASCLIN1_ATX	O2		Transmit output
	IOM_MON2_13			Monitor input 2
	IOM_REF2_13			Reference input 2
	QSPI2_SLSO5	O3		Master slave select output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-69 端口 P15 功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
63	P15.2	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI2_SLSIA			Slave select input
	QSPI2_MRSTE			Master SPI data input
	QSPI2_HSICINA			Highspeed capture channel
	P15.2	O0		General-purpose output
	GTM_TOUT73	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SLSO0	O3		Master slave select output
	—	O4		Reserved
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ASCLK	O6		Shift clock output
	—	O7		Reserved
64	P15.3	I	FAST / PU1 / VEXT / ES	General-purpose input
	CAN01_RXDA			CAN receive input node 1
	ASCLIN0_ARXB			Receive input
	QSPI2_SCLKA			Slave SPI clock inputs
	QSPI2_HSICINB			Highspeed capture channel
	P15.3	O0		General-purpose output
	GTM_TOUT74	O1		GTM muxed output
	ASCLIN0_ATX	O2		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	QSPI2_SCLK	O3		Master SPI clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-70 端口 P20 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
51	P20.2	I	S / PU / VEXT	General-purpose input This pin is latched at power on reset release to enter test mode.
	TESTMODE			Testmode Enable Input
55	P20.8	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN7_3			Mux input channel 7 of TIM module 1
	GTM_TIM0_IN7_3			Mux input channel 7 of TIM module 0
	P20.8	O0		General-purpose output
	GTM_TOUT64	O1		GTM muxed output
	ASCLIN1_ASLSO	O2		Slave select signal output
	QSPI0_SLSO0	O3		Master slave select output
	QSPI1_SLSO0	O4		Master slave select output
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_CC60	O7		T12 PWM channel 60
	IOM_MON1_8			Monitor input 1
	IOM_REF1_13			Reference input 1
	56	P20.9		I
CAN03_RXDE		CAN receive input node 3		
ASCLIN1_ARXC		Receive input		
QSPI0_SLSIB		Slave select input		
SCU_E_REQ7_0		ERU Channel 7 inputs 0 to 5 (0 is the LSB and 5 is the MSB)		
P20.9		O0	General-purpose output	
GTM_TOUT65		O1	GTM muxed output	
—		O2	Reserved	
QSPI0_SLSO1		O3	Master slave select output	
QSPI1_SLSO1		O4	Master slave select output	
—		O5	Reserved	
—		O6	Reserved	
CCU61_CC61		O7	T12 PWM channel 61	
IOM_MON1_9			Monitor input 1	
IOM_REF1_12			Reference input 1	

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-70 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
57	P20.11	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SCLKA			Slave SPI clock inputs
	P20.11			General-purpose output
	GTM_TOUT67	O0		GTM muxed output
	—	O1		Reserved
	QSPI0_SCLK	O2		Master SPI clock output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	CCU61_COUT60	O6		T12 PWM channel 60
	IOM_MON1_11	O7		Monitor input 1
	IOM_REF1_10			Reference input 1
58	P20.12	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MRSTA			Master SPI data input
	IOM_PIN_13			GPIO pad input to FPC
	P20.12	O0		General-purpose output
	GTM_TOUT68	O1		GTM muxed output
	IOM_MON0_13			Monitor input 0
	—	O2		Reserved
	QSPI0_MRST	O3		Slave SPI data output
	IOM_MON2_0			Monitor input 2
	IOM_REF2_0			Reference input 2
	QSPI0_MTSR	O4		Master SPI data output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-70 端口 P20 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
59	P20.13	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_SLSIA			Slave select input
	IOM_PIN_14			GPIO pad input to FPC
	P20.13	O0		General-purpose output
	GTM_TOUT69	O1		GTM muxed output
	IOM_MON0_14			Monitor input 0
	—	O2		Reserved
	QSPI0_SLSO2	O3		Master slave select output
	QSPI1_SLSO2	O4		Master slave select output
	QSPI0_SCLK	O5		Master SPI clock output
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
60	P20.14	I	FAST / PU1 / VEXT / ES	General-purpose input
	QSPI0_MTSRA			Slave SPI data input
	IOM_PIN_15			GPIO pad input to FPC
	DMU_FDEST			Enter destructive debug mode
	P20.14	O0		General-purpose output
	GTM_TOUT70	O1		GTM muxed output
	IOM_MON0_15			Monitor input 0
	—	O2		Reserved
	QSPI0_MTSR	O3		Master SPI data output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-71 端口 P21 的功能

Pin	Symbol	Ctrl.	Buffer Type	Function
46	P21.6/TDI	I	FAST / PD / PU2 / VEXT / ES3	General-purpose input PD during Reset and in DAP/DAPE or JTAG mode. After Reset release and when not in DAP/DAPE or JTAG mode: PU. In Standby mode: HighZ.
	GTM_TIM1_IN4_8			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_8			Mux input channel 4 of TIM module 0
	GPT120_T5EUDA			Count direction control input of timer T5
	ASCLIN3_ARXF			Receive input
	CBS_TGI2			Trigger input
	TDI			JTAG Module Data Input
	P21.6	O0		General-purpose output
	GTM_TOUT57	O1		GTM muxed output
	ASCLIN3_ASLSO	O2		Slave select signal output
	—	O3		Reserved
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T3OUT	O7		External output for overflow/underflow detection of core timer T3
	CBS_TGO2	O		Trigger output
	DAP3	I/O		DAP: DAP3 Data I/O

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-71 端口 P21 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
48	P21.7/TDO	I	FAST / PU2 / VEXT / ES4	General-purpose input
	GTM_TIM1_IN5_7			Mux input channel 5 of TIM module 1
	GTM_TIM0_IN5_7			Mux input channel 5 of TIM module 0
	GPT120_T5INA			Trigger/gate input of timer T5
	CBS_TGI3			Trigger input
	P21.7	O0		General-purpose output
	GTM_TOUT58	O1		GTM muxed output
	ASCLIN3_ATX	O2		Transmit output
	IOM_MON2_15			Monitor input 2
	IOM_REF2_15			Reference input 2
	ASCLIN3_ASCLK	O3		Shift clock output
	—	O4		Reserved
	—	O5		Reserved
	—	O6		Reserved
	GPT120_T6OUT	O7		External output for overflow/underflow detection of core timer T6
	CBS_TGO3	O		Trigger output
	DAP2	I/O		DAP: DAP2 Data I/O
	TDO	O		JTAG Module Data Output

表 2-72 端口 P23 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
41	P23.1	I	FAST / PU1 / VEXT / ES	General-purpose input
	GTM_TIM1_IN6_4			Mux input channel 6 of TIM module 1
	GTM_TIM0_IN6_4			Mux input channel 6 of TIM module 0
	ASCLIN6_ARXF			Receive input
	P23.1	O0		General-purpose output
	GTM_TOUT42	O1		GTM muxed output
	ASCLIN1_ARTS	O2		Ready to send output
	—	O3		Reserved
	GTM_CLK0	O4		CGM generated clock
	CAN10_TXD	O5		CAN transmit output node 0
	CCU_EXTCLK0	O6		External Clock 0
	ASCLIN6_ASCLK	O7		Shift clock output

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-73 端口 P33 功能

Pin	Symbol	Ctrl.	Buffer Type	Function
30	P33.4	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN0_10			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_10			Mux input channel 0 of TIM module 0
	CCU61_CTRAPC			Trap input capture
	ASCLIN5_ARXB			Receive input
	IOM_PIN_4			GPIO pad input to FPC
	P33.4	O0		General-purpose output
	GTM_TOUT26	O1		GTM muxed output
	IOM_MON0_4			Monitor input 0
	IOM_GTM_4			GTM-provided inputs to EXOR combiner
	ASCLIN2_ARTS	O2		Ready to send output
	QSPI2_SLSO12	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX12	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	CAN13_TXD	O7		CAN transmit output node 3
31	P33.5	I	SLOW / PU1 / VEVR SB / ES5	General-purpose input
	GTM_TIM1_IN1_8			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_8			Mux input channel 1 of TIM module 0
	GPT120_T4EUIDB			Count direction control input of timer T4
	ASCLIN2_ACTSB			Clear to send input
	CCU61_CCPOS2C			Hall capture input 2
	SENT_SENT5C			Receive input channel 5
	CAN13_RXDB			CAN receive input node 3
	IOM_PIN_5			GPIO pad input to FPC
	P33.5	O0		General-purpose output
	GTM_TOUT27	O1		GTM muxed output
	IOM_MON0_5			Monitor input 0
	IOM_GTM_5			GTM-provided inputs to EXOR combiner
	QSPI0_SLSO7	O2		Master slave select output
	QSPI1_SLSO7	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX11	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	ASCLIN5_ASLSO	O7		Slave select signal output

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-73 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
32	P33.6	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN2_9			Mux input channel 2 of TIM module 1
	GTM_TIM0_IN2_9			Mux input channel 2 of TIM module 0
	GPT120_T2EUIDB			Count direction control input of timer T2
	SENT_SENT4C			Receive input channel 4
	CCU61_CCPOS1C			Hall capture input 1
	ASCLIN8_ARXD			Receive input
	IOM_PIN_6			GPIO pad input to FPC
	P33.6	O0		General-purpose output
	GTM_TOUT28	O1		GTM muxed output
	IOM_MON0_6			Monitor input 0
	IOM_GTM_6			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASLSO	O2		Slave select signal output
	QSPI2_SLSO11	O3		Master slave select output
	—	O4		Reserved
	EVADC_EMUX10	O5		Control of external analog multiplexer interface 1
	—	O6		Reserved
	—	O7		Reserved
33	P33.7	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN3_9			Mux input channel 3 of TIM module 1
	GTM_TIM0_IN3_9			Mux input channel 3 of TIM module 0
	CAN00_RXDE			CAN receive input node 0
	GPT120_T2INB			Trigger/gate input of timer T2
	CCU61_CCPOS0C			Hall capture input 0
	SCU_E_REQ4_0			ERU Channel 4 inputs 0 to 5 (0 is the LSB and 5 is the MSB)
	IOM_PIN_7			GPIO pad input to FPC
	P33.7	O0		General-purpose output
	GTM_TOUT29	O1		GTM muxed output
	IOM_MON0_7			Monitor input 0
	IOM_GTM_7			GTM-provided inputs to EXOR combiner
	ASCLIN2_ASCLK	O2		Shift clock output
	—	O3		Reserved
	ASCLIN8_ATX	O4		Transmit output
	—	O5		Reserved
	—	O6		Reserved
	—	O7		Reserved

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-73 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
34	P33.8	I	FAST / HighZ / VEVRB	General-purpose input
	GTM_TIM1_IN4_7			Mux input channel 4 of TIM module 1
	GTM_TIM0_IN4_7			Mux input channel 4 of TIM module 0
	ASCLIN2_ARXE			Receive input
	SCU_EMGSTOP_POR T_A			Emergency stop Port Pin A input request
	IOM_PIN_8			GPIO pad input to FPC
	P33.8	O0		General-purpose output
	GTM_TOUT30	O1		GTM muxed output
	IOM_MON0_8			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	—	O4		Reserved
	CAN00_TXD	O5		CAN transmit output node 0
	IOM_MON2_5			Monitor input 2
	IOM_REF2_5			Reference input 2
	—	O6		Reserved
	CCU61_COUT62	O7		T12 PWM channel 62
	IOM_MON1_13			Monitor input 1
	IOM_REF1_8			Reference input 1
	SMU_FSP0	O		FSP[1..0] Output Signals - Generated by SMU_core

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-73 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
35	P33.9	I	SLOW / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN1_9			Mux input channel 1 of TIM module 1
	GTM_TIM0_IN1_9			Mux input channel 1 of TIM module 0
	QSPI3_HSICINA			Highspeed capture channel
	IOM_PIN_9			GPIO pad input to FPC
	P33.9	O0		General-purpose output
	GTM_TOUT31	O1		GTM muxed output
	IOM_MON0_9			Monitor input 0
	ASCLIN2_ATX	O2		Transmit output
	IOM_MON2_14			Monitor input 2
	IOM_REF2_14			Reference input 2
	—	O3		Reserved
	ASCLIN2_ASCLK	O4		Shift clock output
	CAN01_TXD	O5		CAN transmit output node 1
	IOM_MON2_6			Monitor input 2
	IOM_REF2_6			Reference input 2
	ASCLIN0_ATX	O6		Transmit output
	IOM_MON2_12			Monitor input 2
	IOM_REF2_12			Reference input 2
	CCU61_CC62	O7		T12 PWM channel 62
	IOM_MON1_10			Monitor input 1
	IOM_REF1_11			Reference input 1

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-73 端口 P33 的功能（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
36	P33.10	I	FAST / PU1 / VEVRSB / ES5	General-purpose input
	GTM_TIM1_IN0_9			Mux input channel 0 of TIM module 1
	GTM_TIM0_IN0_9			Mux input channel 0 of TIM module 0
	QSPI3_HSCINB			Highspeed capture channel
	CAN01_RXDD			CAN receive input node 1
	ASCLIN0_ARXD			Receive input
	IOM_PIN_10			GPIO pad input to FPC
	P33.10	O0		General-purpose output
	GTM_TOUT32	O1		GTM muxed output
	IOM_MON0_10			Monitor input 0
	QSPI1_SLSO6	O2		Master slave select output
	—	O3		Reserved
	ASCLIN1_ASLSO	O4		Slave select signal output
	—	O5		Reserved
	—	O6		Reserved
	CCU61_COUT61	O7		T12 PWM channel 61
	IOM_MON1_12			Monitor input 1
	IOM_REF1_9			Reference input 1
	SMU_FSP1	O		FSP[1..0] Output Signals - Generated by SMU_core

表 2-74 模拟输入

Pin	Symbol	Ctrl.	Buffer Type	Function
27	AN4	I	D / HighZ / VDDM	Analog Input 4
	EVADC_G0CH4			Analog input channel 4, group 0
	EVADC_G8CH8			Analog input channel 8, group 8
26	AN5	I	D / HighZ / VDDM	Analog Input 5
	EVADC_G0CH5			Analog input channel 5, group 0
	EVADC_G8CH9			Analog input channel 9, group 8
22	AN8	I	D / HighZ / VDDM	Analog Input 8
	EVADC_G1CH0			Analog input channel 0, group 1
	EVADC_G8CH12			Analog input channel 12, group 8
21	AN9	I	D / HighZ / VDDM	Analog Input 9
	EVADC_G1CH1			Analog input channel 1, group 1
	EVADC_G8CH13			Analog input channel 13, group 8
20	AN11	I	D / HighZ / VDDM	Analog Input 11
	EVADC_G1CH3			Analog input channel 3, group 1
	EVADC_G8CH15			Analog input channel 15, group 8

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-74 模拟输入（续）

Pin	Symbol	Ctrl.	Buffer Type	Function
19	AN12	I	D / HighZ / VDDM	Analog Input 12
	EVADC_G1CH4			Analog input channel 4, group 1
18	AN13	I	D / HighZ / VDDM	Analog Input 13
	EVADC_G1CH5			Analog input channel 5, group 1
17	AN14	I	D / HighZ / VDDM	Analog Input 14
	EVADC_G1CH6			Analog input channel 6, group 1
16	AN15	I	D / HighZ / VDDM	Analog Input 15
	EVADC_G1CH7			Analog input channel 7, group 1
15	AN32/P40.4	I	S / HighZ / VDDM	Analog Input 32
	SENT_SENT4A			Receive input channel 4
	EVADC_G8CH0			Analog input channel 0, group 8
	CCU60_CCPOS2D			Hall capture input 2
14	AN33/P40.5	I	S / HighZ / VDDM	Analog Input 33
	SENT_SENT5A			Receive input channel 5
	EVADC_G8CH1			Analog input channel 1, group 8
	CCU61_CCPOS0D			Hall capture input 0
13	AN34	I	D / HighZ / VDDM	Analog Input 34
	EVADC_G8CH2			Analog input channel 2, group 8

表 2-75 系统 I/O

Pin	Symbol	Ctrl.	Buffer Type	Function
38	VCAP1	I/O	—	External Switch Capacitor
39	VCAP0	I/O	—	External Switch Capacitor
43	XTAL1	I	XTAL / VEXT	XTAL pad1 XTAL1. Main Oscillator/PLL/Clock Generator Input.
44	XTAL2	O	XTAL / VEXT	XTAL pad2 XTAL2. Main Oscillator/PLL/Clock Generator OUTPUT
47	TMS	I	FAST / PD2 / VEXT	JTAG Module State Machine Control Input
	DAP1	I/O		DAP: DAP1 Data I/O
49	TRST	I	FAST / PU2 / VEXT	JTAG Module Reset/Enable Input
50	TCK	I	FAST / PD2 / VEXT	JTAG Module Clock Input
	DAP0	I		DAP: DAP0 Clock Input

TC33x/TC32x 引脚定义和功能：TQFP-80 封装变体引脚

表 2-75 系统 I/O (续)

Pin	Symbol	Ctrl.	Buffer Type	Function
52	ESR1	I/O	FAST / PU1 / VEXT	ESR1 Port Pin input - can be used to trigger a reset or an NMI ESR1: External System Request Reset 1. Default NMI function. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOC register description. PMS_EVRWUP: EVR Wakeup Pin
	PMS_ESR1WKP	I		ESR1 pin input
53	PORST	I/O	PORST / PD / VEXT	PORST pin Power On Reset Input. Additional strong PD in case of power fail.

表 2-76 电源

Pin	Symbol	Ctrl.	Buffer Type	Function
24	VDDM	I	—	ADC Analog Power Supply (5V / 3.3V)
70	VDDP3	I	—	Flash Power Supply (3.3V)
23	VAREF1	I	—	Positive Analog Reference Voltage 1
28	VEVRSB	I	—	Standby Power Supply (5V / 3.3V) for the Standby SRAM
69	VEXT	I	—	External Power Supply (5V / 3.3V)
11	VDD	I	—	Digital Core Power Supply (1.25V)
12	VEXT	I	—	External Power Supply (5V / 3.3V)
71	VDD	I	—	Digital Core Power Supply (1.25V)
42	VDD	I	—	Digital Core Power Supply (1.25V)
54	VDD	I	—	Digital Core Power Supply (1.25V)
29	VDD	I	—	Digital Core Power Supply (1.25V)
37	VEXT	I	—	External Power Supply (5V / 3.3V)
40	VDDO	I	—	Switch capacitor EVRC Core regulator VDD supply output which shall be connected to other VDD pins externally on PCB level
E-PAD	VSS	I	—	Digital Ground
25	VSSM	I	—	Analog Ground for VDDM
45	VEXT	I	—	Digital Power Supply for Oscillator (shall be supplied with same level as used for VEXT), VEXT(OSC)

2.6 特性封装 L 和 LP 焊盘框架中的焊盘顺序

表2-77 焊盘列表

Number	Pad Name	Pad Type	X	Y	Comment
1	VSS	Vx	261999	185148	Supply Voltage
2	P15.0	FAST / PU1 / VEXT / ES	362997	185148	General-purpose I/O
3	VEXT	Vx	432297	338112	Supply Voltage
4	P15.1	FAST / PU1 / VEXT / ES	482697	185148	General-purpose I/O
5	P15.2	FAST / PU1 / VEXT / ES	533097	344106	General-purpose I/O
6	P15.3	FAST / PU1 / VEXT / ES	583497	185148	General-purpose I/O
7	P15.4	FAST / PU1 / VEXT / ES	633897	344106	General-purpose I/O
8	P15.5	FAST / PU1 / VEXT / ES	684297	185148	General-purpose I/O
9	P15.6	FAST / PU1 / VEXT / ES	734697	344106	General-purpose I/O
10	P15.7	FAST / PU1 / VEXT / ES	781695	185148	General-purpose I/O
11	P15.8	FAST / PU1 / VEXT / ES	828693	344106	General-purpose I/O
12	VSS	Vx	875691	185148	Supply Voltage
13	VEXT	Vx	940689	338112	Supply Voltage
14	VSS	Vx	987687	185148	Supply Voltage
15	VDD	Vx	1034685	338112	Supply Voltage
16	P14.0	FAST / PU1 / VEXT / ES2	1081683	185148	General-purpose I/O
17	P14.1	FAST / PU1 / VEXT / ES2	1128681	344106	General-purpose I/O
18	P14.2	SLOW / PU2 / VEXT / ES	1175679	185148	General-purpose I/O
19	P14.3	SLOW / PU2 / VEXT / ES	1222677	344106	General-purpose I/O
20	P14.4	SLOW / PU2 / VEXT / ES	1269675	185148	General-purpose I/O
21	P14.5	FAST / PU2 / VEXT / ES	1316673	344106	General-purpose I/O
22	VSS	Vx	1381671	185148	Supply Voltage
23	P14.6	FAST / PU1 / VEXT / ES	1443267	344106	General-purpose I/O
24	RESERVED	Vx	1490265	185148	OTPMust be bonded to VSS

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单（续）

Number	Pad Name	Pad Type	X	Y	Comment
25	VEXT	Vx	1537263	344106	Supply Voltage
26	VEXT	Vx	1611261	185148	Supply Voltage
27	VEXT	Vx	1685259	344106	Supply Voltage
28	VSS	Vx	1732257	185148	Supply Voltage
29	No PAD	—	1846485	344106	Supply Voltage
30	VDDP3	Vx	1914255	185148	Supply Voltage
31	VDDP3	Vx	1979253	344106	Supply Voltage
32	VDDP3	Vx	2053251	185148	Supply Voltage
33	VDD	Vx	2136249	344106	Supply Voltage
34	VDD	Vx	2228247	185148	Supply Voltage
35	VDD	Vx	2320245	344106	Supply Voltage
36	VSS	—	2394243	185148	Supply Voltage
37	P14.7	SLOW / PU1 / VEXT / ES	2468241	338112	General-purpose I/O
38	P14.8	SLOW / PU1 / VEXT / ES	2515239	175644	General-purpose I/O
39	P14.9	FAST / PU1 / VEXT / ES	2562237	322614	General-purpose I/O
40	P14.10	FAST / PU1 / VEXT / ES	2609235	175644	General-purpose I/O
41	P13.0	FAST / PU1 / VEXT / ES6	2656233	344106	General-purpose I/O
42	P13.1	FAST / PU1 / VEXT / ES6	2703231	185148	General-purpose I/O
43	P13.2	FAST / PU1 / VEXT / ES6	2750229	344106	General-purpose I/O
44	P13.3	FAST / PU1 / VEXT / ES6	2797227	185148	General-purpose I/O
45	VDDP_3V3_F LVIO	—	2844225	344106	Supply Voltage
46	VSS	Vx	2927439	185148	Supply Voltage
47	VFLEX	Vx	2974437	344106	Supply Voltage
48	P11.2	FAST / PU1 / VFLEX / ES	3021435	185148	General-purpose I/O
49	P11.3	FAST / PU1 / VFLEX / ES	3068433	344106	General-purpose I/O
50	P11.6	FAST / PU1 / VFLEX / ES	3115431	185148	General-purpose I/O
51	P11.9	FAST / PU1 / VFLEX / ES	3162429	344106	General-purpose I/O

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单（续）

Number	Pad Name	Pad Type	X	Y	Comment
52	P11.8	SLOW / PU1 / VFLEX / ES	3209427	185148	General-purpose I/O
53	VDD	Vx	3256425	338112	Supply Voltage
54	VSS	Vx	3346623	185148	Supply Voltage
55	P11.10	FAST / PU1 / VFLEX / ES	3417021	344106	General-purpose I/O
56	P11.11	FAST / PU1 / VFLEX / ES	3464019	185148	General-purpose I/O
57	P11.12	FAST / PU1 / VFLEX / ES	3511017	344106	General-purpose I/O
58	VSS	Vx	3585231	185148	Supply Voltage
59	VEXT	Vx	3632229	338112	Supply Voltage
60	VDD	Vx	3750795	338112	Supply Voltage
61	VSS	Vx	3848499	185148	Supply Voltage
62	P10.0	FAST / PU1 / VEXT / ES	3962241	338112	General-purpose I/O
63	P10.1	FAST / PU1 / VEXT / ES	4012641	185148	General-purpose I/O
64	P10.2	FAST / PU1 / VEXT / ES	4063041	344106	General-purpose I/O
65	P10.3	FAST / PU1 / VEXT / ES	4113441	185148	General-purpose I/O
66	P10.4	FAST / PU1 / VEXT / ES	4163841	338112	General-purpose I/O
67	P10.5	SLOW / PU2 / VEXT / ES	4233141	185148	General-purpose I/O
68	P10.6	SLOW / PU2 / VEXT / ES	4333941	185148	General-purpose I/O
69	P10.7	SLOW / PU1 / VEXT / ES	4413996	293499	General-purpose I/O
70	P10.8	SLOW / PU1 / VEXT / ES	4413996	394497	General-purpose I/O
71	VEXT	Vx	4251528	486495	Supply Voltage
72	VSS	Vx	4404492	536895	Supply Voltage
73	P02.0	FAST / PU1 / VEXT / ES	4245534	587295	General-purpose I/O
74	P02.1	SLOW / PU1 / VEXT / ES	4404492	637695	General-purpose I/O
75	P02.2	FAST / PU1 / VEXT / ES	4245534	688095	General-purpose I/O
76	P02.3	SLOW / PU1 / VEXT / ES	4404492	735093	General-purpose I/O

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单（续）

Number	Pad Name	Pad Type	X	Y	Comment
77	P02.4	FAST / PU1 / VEXT / ES	4245534	796491	General-purpose I/O
78	P02.5	FAST / PU1 / VEXT / ES	4404492	843489	General-purpose I/O
79	P02.6	FAST / PU1 / VEXT / ES	4245534	890487	General-purpose I/O
80	P02.7	FAST / PU1 / VEXT / ES	4404492	937485	General-purpose I/O
81	P02.8	SLOW / PU1 / VEXT / ES	4245534	984483	General-purpose I/O
82	VSS	Vx	4404492	1085481	Supply Voltage
83	VDD	Vx	4245534	1193499	Supply Voltage
84	VDD	Vx	4404492	1312497	Supply Voltage
85	VDD	Vx	4245534	1431495	Supply Voltage
86	VSS	—	4404492	1550493	Supply Voltage
87	VEXT	Vx	4251528	1660491	Supply Voltage
88	VSS	Vx	4404492	1707489	Supply Voltage
89	VDD	Vx	4251528	1806687	Supply Voltage
90	VSS	Vx	4404492	1916685	Supply Voltage
91	P00.0	FAST / PU1 / VEXT / ES	4245534	2026683	General-purpose I/O
92	VSS	Vx	4404492	2136681	Supply Voltage
93	VDD	Vx	4251528	2246679	Supply Voltage
94	P00.1	SLOW / PU1 / VEXT / ES	4404492	2406870	General-purpose I/O
95	P00.2	SLOW / PU1 / VEXT / ES1	4245534	2453868	General-purpose I/O
96	P00.3	SLOW / PU1 / VEXT / ES1	4404492	2500866	General-purpose I/O
97	P00.4	SLOW / PU1 / VEXT / ES1	4245534	2547864	General-purpose I/O
98	P00.5	SLOW / PU1 / VEXT / ES1	4404492	2594862	General-purpose I/O
99	P00.6	SLOW / PU1 / VEXT / ES1	4245534	2641860	General-purpose I/O
100	P00.7	SLOW / PU1 / VEXT / ES1	4404492	2688858	General-purpose I/O
101	P00.8	SLOW / PU1 / VEXT / ES1	4245534	2735856	General-purpose I/O
102	P00.9	SLOW / PU1 / VEXT / ES1	4404492	2782854	General-purpose I/O

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单 (续)

Number	Pad Name	Pad Type	X	Y	Comment
103	P00.10	SLOW / PU1 / VEXT / ES1	4245534	2829852	General-purpose I/O
104	P00.11	SLOW / PU1 / VEXT / ES1	4404492	2876850	General-purpose I/O
105	P00.12	SLOW / PU1 / VEXT / ES1	4245534	2923848	General-purpose I/O
106	VSS	Vx	4404492	2970846	Supply Voltage
107	VSS	Vx	4404492	3059838	Supply Voltage
108	VDD	Vx	4245534	3106836	Supply Voltage
109	VDD	Vx	4404492	3162834	Supply Voltage
110	VEXT	Vx	4245534	3209832	Supply Voltage
111	VEXT	Vx	4404492	3256830	Supply Voltage
112	AN39/P40.9	S / HighZ / VDDM	4245534	3331044	Analog Input 39
113	AN38/P40.8	S / HighZ / VDDM	4404492	3378042	Analog Input 38
114	AN37/P40.7	S / HighZ / VDDM	4245534	3425040	Analog Input 37
115	AN36/P40.6	S / HighZ / VDDM	4404492	3472038	Analog Input 36
116	AN35	D / HighZ / VDDM	4245534	3519036	Analog Input 35
117	AN34	D / HighZ / VDDM	4404492	3566034	Analog Input 34
118	AN33/P40.5	S / HighZ / VDDM	4245534	3619035	Analog Input 33
119	AN32/P40.4	S / HighZ / VDDM	4404492	3666033	Analog Input 32
120	AN15	D / HighZ / VDDM	4245534	3719034	Analog Input 15
121	AN14	D / HighZ / VDDM	4404492	3766032	Analog Input 14
122	AN13	D / HighZ / VDDM	4245534	3819033	Analog Input 13
123	AN12	D / HighZ / VDDM	4404492	3866031	Analog Input 12
124	AN11	D / HighZ / VDDM	4404492	3978522	Analog Input 11
125	AN10	D / HighZ / VDDM	4320522	4062492	Analog Input 10
126	AN9	D / HighZ / VDDM	4220523	4062492	Analog Input 9

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单（续）

Number	Pad Name	Pad Type	X	Y	Comment
127	AN8	D / HighZ / VDDM	4120524	4062492	Analog Input 8
128	AN7	D / HighZ / VDDM	4020525	4062492	Analog Input 7
129	VAREF0	Vx	3973527	3903534	Supply Voltage
130	VAGND0	Vx	3920526	4062492	Supply Voltage
131	VDDM	Vx	3873528	3903534	Supply Voltage
132	VSSM	Vx	3826530	4062492	Supply Voltage
133	VDDM	Vx	3779532	3903534	Supply Voltage
134	VSSM	Vx	3732534	4062492	Supply Voltage
135	AN6	D / HighZ / VDDM	3685536	3903534	Analog Input 6
136	AN5	D / HighZ / VDDM	3638538	4062492	Analog Input 5
137	AN4	D / HighZ / VDDM	3591540	3903534	Analog Input 4
138	AN3	D / HighZ / VDDM	3544542	4062492	Analog Input 3
139	AN2	D / HighZ / VDDM	3497544	3903534	Analog Input 2
140	AN1	D / HighZ / VDDM	3450546	4062492	Analog Input 1
141	AN0	D / HighZ / VDDM	3403548	3903534	Analog Input 0
142	VSS	Vx	3277593	4062492	Supply Voltage
143	VDD	Vx	3203595	3909528	Supply Voltage
144	VEVRSB	Vx	3147597	4062492	Supply Voltage
145	VEVRSB	Vx	3100599	3903534	Supply Voltage
146	VSS	Vx	3053601	4062492	Supply Voltage
147	VSS	Vx	2952603	4062492	Supply Voltage
148	VDD	Vx	2905605	3903534	Supply Voltage
149	VDD	Vx	2858607	4062492	Supply Voltage
150	VDD	Vx	2764611	3903534	Supply Voltage
151	VSS	Vx	2717613	4062492	Supply Voltage
152	P34.1	SLOW / PU1 / VEVRSB / ES5	2655315	3903534	General-purpose I/O
153	P34.2	SLOW / PU1 / VEVRSB / ES	2608317	4062492	General-purpose I/O
154	P34.3	SLOW / PU1 / VEVRSB / ES	2561319	3903534	General-purpose I/O

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单 (续)

Number	Pad Name	Pad Type	X	Y	Comment
155	P33.0	SLOW / PU1 / VEVR SB / ES5	2449323	4062492	General-purpose I/O
156	P33.1	SLOW / PU1 / VEVR SB / ES5	2402325	3903534	General-purpose I/O
157	P33.2	SLOW / PU1 / VEVR SB / ES5	2355327	4062492	General-purpose I/O
158	P33.3	SLOW / PU1 / VEVR SB / ES5	2308329	3903534	General-purpose I/O
159	P33.4	SLOW / PU1 / VEVR SB / ES5	2261331	4062492	General-purpose I/O
160	P33.5	SLOW / PU1 / VEVR SB / ES5	2214333	3903534	General-purpose I/O
161	P33.6	SLOW / PU1 / VEVR SB / ES5	2167335	4062492	General-purpose I/O
162	P33.7	SLOW / PU1 / VEVR SB / ES5	2120337	3903534	General-purpose I/O
163	VSS	Vx	2037339	4062492	Supply Voltage
164	VDD	Vx	1990341	3909528	Supply Voltage
165	P33.8	FAST / HighZ / VEVR SB	1943343	4062492	General-purpose I/O
166	P33.9	SLOW / PU1 / VEVR SB / ES5	1896345	3903534	General-purpose I/O
167	P33.10	FAST / PU1 / VEVR SB / ES5	1849347	4062492	General-purpose I/O
168	P33.11	FAST / PU1 / VEVR SB / ES5	1802349	3903534	General-purpose I/O
169	VSS	Vx	1755351	4062492	Supply Voltage
170	P33.12	FAST / PU1 / VEVR SB / ES5	1708353	3903534	General-purpose I/O
171	VEVR SB	Vx	1661355	4071996	Supply Voltage
172	VSS	Vx	1559655	4062492	Supply Voltage
174	VEXT	Vx	1412055	3903534	Supply Voltage

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单（续）

Number	Pad Name	Pad Type	X	Y	Comment
175	VEXT	Vx	1358955	4062492	Supply Voltage
176	VEXT	Vx	1300455	3903534	Supply Voltage
177	VCAP1	Vx	1247355	4062492	
178	VCAP1	Vx	1194255	3903534	
181	VCAP0	Vx	993555	3903534	
182	VCAP0	Vx	940455	4062492	
184	VDD	Vx	745119	3903534	Supply Voltage
185	VDD	Vx	692001	4062492	Supply Voltage
186	VDD	Vx	638883	3903534	Supply Voltage
187	VSS	Vx	585765	4062492	Supply Voltage
188	VSS	Vx	484695	4062492	Supply Voltage
190	P32.4	FAST / PU1 / VEXT / ES	255699	4071996	General-purpose I/O
191	P23.5	FAST / PU1 / VEXT / ES	175644	3973941	General-purpose I/O
192	P23.1	FAST / PU1 / VEXT / ES	185148	3872943	General-purpose I/O
193	VSS	Vx	185148	3771945	Supply Voltage
194	P22.0	FAST / PU1 / VEXT / ES6	185148	3670947	General-purpose I/O
195	VSS	Vx	185148	3569949	Supply Voltage
196	P22.1	FAST / PU1 / VEXT / ES6	344106	3509451	General-purpose I/O
197	P22.2	FAST / PU1 / VEXT / ES6	185148	3459051	General-purpose I/O
198	P22.3	FAST / PU1 / VEXT / ES6	344106	3408651	General-purpose I/O
199	P22.4	FAST / PU1 / VEXT / ES	175644	3361653	General-purpose I/O
200	VEXT	Vx	344106	3314655	Supply Voltage
201	VSS	Vx	185148	3213657	Supply Voltage
202	VDD	Vx	344106	3103659	Supply Voltage
203	VDD	Vx	185148	2993661	Supply Voltage
204	VDD	Vx	362646	2867337	Supply Voltage
205	VSS	Vx	185148	2817927	Supply Voltage
206	XTAL1	XTAL / VEXT	185148	2660778	XTAL pad1 XTAL1. Main Oscillator/PLL/Clock Generator Input.

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单 (续)

Number	Pad Name	Pad Type	X	Y	Comment
207	XTAL2	XTAL / VEXT	185148	2561778	XTAL pad2. XTAL2. Main Oscillator/PLL/Clock Generator OUTPUT
208	VSS	Vx	185148	2404629	Supply Voltage
209	VEXT	Vx	362646	2355219	Supply Voltage
210	VEXT	Vx	344106	2224341	Supply Voltage
211	VSS	Vx	185148	2177343	Supply Voltage
212	P21.0	FAST / PU1 / VEXT / ES	338112	2130345	General-purpose I/O
213	P21.1	FAST / PU1 / VEXT / ES	175644	2083347	General-purpose I/O
214	P21.2	FAST / PU1 / VEXT / ES	344106	2036349	General-purpose I/O
215	P21.3	FAST / PU1 / VEXT / ES	185148	1989351	General-purpose I/O
216	P21.4	FAST / PU1 / VEXT / ES6	344106	1942353	General-purpose I/O
217	P21.5	FAST / PU1 / VEXT / ES6	185148	1895355	General-purpose I/O
218	VDD	Vx	338112	1848357	Supply Voltage
219	VSS	Vx	185148	1787859	Supply Voltage
220	P21.6/TDI	FAST / PD / PU2 / VEXT / ES3	344106	1727361	General-purpose I/O PD during Reset and in DAP/DAPE or JTAG mode. After Reset release and when not in DAP/DAPE or JTAG mode: PU. In Standby mode: HighZ.
221	TMS	FAST / PD2 / VEXT	185148	1680363	JTAG Module State Machine Control Input
222	P21.7/TDO	FAST / PU2 / VEXT / ES4	344106	1633365	General-purpose I/O
223	TRST	FAST / PU2 / VEXT	185148	1586367	JTAG Module Reset/Enable Input
224	TCK	FAST / PD2 / VEXT	344106	1539369	JTAG Module Clock Input
225	VEXT	Vx	185148	1492371	Supply Voltage
226	P20.0	FAST / PU1 / VEXT / ES	344106	1445373	General-purpose I/O
227	VSS	Vx	185148	1398375	Supply Voltage
228	P20.1	SLOW / PU1 / VEXT / ES	338112	1342377	General-purpose I/O

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单 (续)

Number	Pad Name	Pad Type	X	Y	Comment
229	P20.2	S / PU / VEXT	185148	1295379	General-purpose I/O This pin is latched at power on reset release to enter test mode.
230	P20.3	SLOW / PU1 / VEXT / ES	344106	1248381	General-purpose I/O
231	ESR1 ⁺	FAST / PU1 / VEXT	185148	1201383	ESR1 Port Pin input - can be used to trigger a reset or an NMI ESR1: External System Request Reset 1. Default NMI function. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
232	PORST ⁺	PORST / PD / VEXT	344106	1154385	PORST pin Power On Reset Input. Additional strong PD in case of power fail.
233	ESR0 ⁺	FAST / OD / VEXT	185148	1107387	ESR0 Port Pin input - can be used to trigger a reset or an NMI ESR0: External System Request Reset 0. Default configuration during and after reset is open-drain driver. The driver drives low during power-on reset. This is valid additionally after deactivation of PORST ^N until the internal reset phase has finished. See also SCU chapter for details. Default after power-on can be different. See also SCU chapter 'Reset Control Unit' and SCU_IOCRR register description. PMS_EVRWUP: EVR Wakeup Pin
234	VDD	Vx	344106	1060389	Supply Voltage
235	VDD	Vx	185148	995391	Supply Voltage
236	VDD	Vx	344106	921393	Supply Voltage

TC33x/TC32x引脚定义和功能：焊盘框中焊盘的顺序

表2-77 焊盘清单（续）

Number	Pad Name	Pad Type	X	Y	Comment
237	VSS	Vx	185148	874395	Supply Voltage
238	P20.6	SLOW / PU1 / VEXT / ES	344106	755541	General-purpose I/O
239	P20.7	FAST / PU1 / VEXT / ES	185148	705141	General-purpose I/O
240	P20.8	FAST / PU1 / VEXT / ES	344106	654741	General-purpose I/O
241	P20.9	FAST / PU1 / VEXT / ES	185148	604341	General-purpose I/O
242	P20.10	FAST / PU1 / VEXT / ES	344106	553941	General-purpose I/O
243	P20.11	FAST / PU1 / VEXT / ES	185148	503541	General-purpose I/O
244	P20.12	FAST / PU1 / VEXT / ES	344106	453141	General-purpose I/O
245	P20.13	FAST / PU1 / VEXT / ES	185148	383841	General-purpose I/O
246	P20.14	FAST / PU1 / VEXT / ES	185148	283041	General-purpose I/O

在第3节“电气规格”的表格中，每当使用术语“相邻焊盘”时，详细定义如图2-77所示。此表述也适用于次邻/最近邻焊盘。

为了找出谁在影响目标焊盘上的操作（干扰），必须定义大量活动的近邻焊盘（ACNP）。

寻找近邻焊盘。

焊盘环有四个边：底部、左侧、顶部、右侧。每条边都是有限的，即有两个端点。

每个焊盘都有两个直接（第一个）邻居，除非它位于边缘的末端。在这种情况下，它只有一个相邻焊盘。类似地，每个焊盘都有两个间接（第二）邻居，除非它或它的第一个邻居位于边缘的末端。我们将这些第一和第二个邻居统称为近邻焊盘。因此每个焊盘都有2到4个近邻焊盘。

可以按照以下顺序寻找近邻：

- 1.) 选择目标焊盘并在表格图2-77中查找其“X”和“Y”坐标。
- 2.) 通过计算与选定焊盘的“X”和“Y”距离来找到第一和第二个邻居。图2-77按“Y”坐标排序，这可能有助于定位4个近邻候选者（如果焊盘靠近边缘，则最终可能有少于4个近邻）。

定义活跃焊盘：

如果焊盘当前正在使用并且名称中没有“Vxx”，则表示焊盘活跃。

确定活跃的邻近焊盘的数量遵循以下规则：

- 如果第一个邻居是活跃的，那么我们对其进行计数，并检查第二个邻居（在选定焊盘的同一侧）是否活跃。
- 如果第一个邻居不活跃，那么我们就不会检查同一侧的第二个邻居。

2.7 图例

本第 2 章中有关的数据与文件 TC33xpd_IO_Spirit_v1.0.0.1.17.xml 匹配。

Ctrl 列：

I = 输入（对于具有 IOCR 位字段选择 PCx = 0XXX_B 的 GPIO 端口）

O = 输出（对于 GPIO 端口，“O”在大多数情况下代表端口 HWOUT 功能）

O0 = 带 IOCR 位字段选择的输出 PCx = 1X000_B

O1 = 带 IOCR 位字段选择的输出 PCx = 1X001_B (ALT1)

O2 = 带 IOCR 位字段选择的输出 PCx = 1X010_B (ALT2)

O3 = 带 IOCR 位字段选择的输出 PCx = 1X011_B (ALT3)

O4 = 带 IOCR 位字段选择的输出 PCx = 1X100_B (ALT4)

O5 = 带 IOCR 位字段选择的输出 PCx = 1X101_B (ALT5)

O6 = 带 IOCR 位字段选择的输出 PCx = 1X110_B (ALT6)

O7 = 带 IOCR 位字段选择的输出 PCx = 1X111_B (ALT7)

“缓冲区类型”列：

FAST = 焊盘类 FAST (5V/3.3V)

SLOW = 焊盘类 SLOW (5V/3.3V)

LVDS_TX = 焊盘类 LVDS 发送

LVDS_RX = 焊盘类 LVDS 接收

S = 焊盘类 S（模拟输入覆盖通用输入）

D = 焊盘类 D（模拟输入）

Porst = Porst 输入焊盘

XTAL1 = XTAL1 输入焊盘

XTAL2 = XTAL2 输入焊盘

PU = 复位期间连接上拉器件 ($\overline{\text{PORST}} = 0$)

PU1 = 复位期间连接上拉器件 ($\overline{\text{PORST}} = 0$)¹⁾

PU2 = 启动和复位期间连接上拉器件，待机模式下为高阻态

PD = 复位期间连接下拉器件 ($\overline{\text{PORST}} = 0$)

PD1 = 在复位期间连接下拉器件 ($\overline{\text{PORST}} = 0$)¹⁾

PD2 = 在启动和复位期间连接下拉器件，待机模式下为高阻态

OD = 复位期间开漏 ($\overline{\text{PORST}} = 0$)

ES = 支持紧急停止

ES1=ES。ES 可被 VADC 覆盖，通过 P00_PCSR 控制

ES2=ES。ES 可被 DXCPL（DAP 通过 CAN 物理层）覆盖，不可被 DXCM（通过 CAN 消息调试）覆盖

ES3=ES。如果此引脚用作 TDI，则 ES 可被 JTAG 模式覆盖。

ES4 = ES。ES 可被 JTAG 或三引脚 DAP 模式覆盖。

ES5= ES。如果实施的话，ES 可被备用控制器 (SCR) 覆盖。可以通过控制寄存器 P33_PCSR 和 P34_PCSR 禁用覆盖

1) 在 PORST 期间和之后，GPIO (Px.y) 的默认状态通过 HWCFG6 (P14.4) 控制。请另参阅 PMS、HWCFG[6] 章节。

TC33x/TC32x 引脚定义及功能：图例

ES6=ES。在 LVDS TX 焊盘上，ES 仅在 CMOS 模式下影响焊盘，而不在 LVDS 模式下影响焊盘。因此，仅当 LPCRx.TX_EN 选择 CMOS 模式时，ES 事件中输出才会关闭

3 电气规格

3.1 参数解释

本节列出的参数部分代表TC33x/TC32x的特性，部分代表其对系统的要求。为了帮助在评估设计时轻松解释参数，它们在“符号”列中用两个字母的缩写标记：

- **CC**

这些参数表明了**控制器特性**（**Controller Characteristics**），这是 TC33x/TC32x 的一个显著特点，在系统设计中必须加以考虑。

- **SR**

这些参数表明了**系统要求**（**System Requirements**），必须由采用TC33x/TC32x设计的微控制器系统提供。

电气规格绝对最大额定值

3.2 绝对最大额定值

超过“绝对最大额定值”所列值的应力可能会对器件造成永久性损坏。这仅仅是一个应力额定值，并不意味着设备在这些条件下或任何其他高于本规格操作部分所示条件的情况下能够正常运行。长时间暴露于绝对最大额定条件可能会影响器件的可靠性。

表 3-1 绝对最大额定值

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Storage Temperature	T_{ST} SR	-65	-	150	°C	upto 65h @ $T_J = 150^{\circ}\text{C}$
Voltage at V_{DD} power supply pins with respect to V_{SS} 1) 2)	V_{DD} SR	-	-	1.65	V	upto 2.8h
		-	-	1.45	V	upto 72h
Voltage at V_{DDP3} power supply pins with respect to V_{SS}	V_{DDP3} SR	-	-	4.43	V	
Voltage at V_{DDM} , V_{EXT} , V_{FLEX} and $V_{EVR SB}$ power supply pins with respect to V_{SS}	V_{DDM} SR	-	-	6.75	V	upto 2.8h
		-	-	5.6	V	upto 72h
Voltage on all other input pins with respect to V_{SS} 3)	V_{IN} SR	-0.7	-	6.75	V	
Voltage on all analog and class S input pins with respect to V_{SS} 3)	V_{IN} SR	-0.7	-	6.75	V	
Input current on any pin during overload condition 4) 5)	I_{IN} SR	-10	-	10	mA	
Absolute maximum sum of all input circuit currents during overload condition. 4)	ΣI_{IN} SR	-100	-	100	mA	

- 1) 有效期累计长达2.8小时，脉冲形式跟随电源接通阶段，其中上升和下降时间与系统电容和电感有关。
- 2) 由于EVRC输出电压在开关关闭阶段振荡， V_{DD} 可能降至-0.72V，对于 V_{DD} ，输入电平降至关闭阶段的-0.72V不会造成任何损坏或可靠性问题。
- 3) 只要不违反受影响焊盘的过载引脚可靠性章节中定义的时间和电流，低于 V_{INmin} 的电压就不会对器件可靠性产生影响。
- 4) 此参数是绝对最大额定值，长时间暴露于绝对最大额定值可能会损坏器件。
- 5) 指定的最小和最大值表示在运行期间未使用的任何快速、RFast、慢速和S级焊盘的输出端出现短路条件时必须维持的电流限值。这也涵盖了 $C_L=200\text{pF}$ 时由于操作切换而产生的输出电流。

电气规格 过载时的引脚可靠性

3.3 过载下的引脚可靠性

当接收来自高压设备的信号时，低压设备会出现超出其自身 IO 电源规格的过载电流和电压。

下表定义了满足以下所有条件的情况下不会对可靠性造成任何负面影响的过载条件：

- 不超过过载条件允许的时间间隔（在注释栏中定义）。如果没有定义时间限制，则允许的时间包括“运行寿命小时数”和“非活动寿命小时数”。表 3-50 和 表3-51 中的小时数仅作为示例，适用的数字由英飞凌接受的客户资料定义。
- 工作条件满足
 - 焊盘供电电平
 - 温度

如果引脚电流超出工作条件但在过载参数范围内，则无法再保证此引脚的参数功能符合工作条件中的规定。但在大多数情况下，操作仍可进行，但参数会有所放宽。

表 3-2 过载参数

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input current on any digital pin during overload condition	I_{IN}	-5	-	5	mA	except LVDS pins
		-15 ¹⁾	-	15 ¹⁾	mA	except LVDS pins; limited to max. 20 pulses with 1ms pulse length
Input current on LVDS pin during overload condition	I_{INLVDS}	-3	-	3	mA	
Input current on analog input pin during overload condition	I_{INANA}	-3	-	3	mA	
		-5	-	5	mA	limited to 60h over lifetime
Absolute sum of all analog input currents for analog inputs during overload condition	I_{INSA}	-20	-	20	mA	
Absolute maximum sum of all input circuit currents during overload condition (digital and analog combined)	ΣI_{INS}	-100	-	100	mA	
Signal voltage over/undershoot at GPIOs	V_{OUS}	$V_{SS} - 2$	-	$V_{EXT/FLEX} + 2$	V	limited to 60h over lifetime; Valid for non LVDS and analog pads
Sum of all inactive device pin currents	I_{IDS}	-100	-	100	mA	
Static pin output current	$I_{OUT CC}$	-	-	2.5	mA	100% duty cycle; output driver = medium
		-	-	5	mA	100% duty cycle; output driver = strong

电气规格 过载时的引脚可靠性

表 3-2 过载参数 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Overload coupling factor for digital inputs, negative	$K_{\text{OVDN}} \text{ CC}$	-	-	$3 \cdot 10^{-4}$		Overload injected on GPIO non LVDS pad and affecting neighbor fast pads; $-5\text{mA} < I_{\text{IN}} < 0\text{mA}$
		-	-	$1 \cdot 10^{-4}$		Overload injected on GPIO non LVDS pad and affecting neighbor slow pads; $-5\text{mA} < I_{\text{IN}} < 0\text{mA}$
Overload coupling factor for digital inputs, positive	$K_{\text{OVDP}} \text{ CC}$	-	-	$1.5 \cdot 10^{-3}$		Overload injected on GPIO non LVDS pad and affecting neighbor GPIO non LVDS pads
Overload coupling factor for analog inputs, negative ²⁾	$K_{\text{OVAN}} \text{ CC}$	-	-	$1 \cdot 10^{-4}$		Analog inputs overlaid with slow pads or pull down diagnostics; $-5\text{mA} < I_{\text{IN}} < 0\text{mA}$
		-	-	$1 \cdot 10^{-5}$		else; $-5\text{mA} < I_{\text{IN}} < 0\text{mA}$
Overload coupling factor for analog inputs, positive ²⁾	$K_{\text{OVAP}} \text{ CC}$	-	-	$2 \cdot 10^{-4}$		Analog inputs overlaid with slow pads or pull down diagnostics; $0\text{mA} < I_{\text{IN}} < 5\text{mA}$
		-	-	$2 \cdot 10^{-5}$		else; $0\text{mA} < I_{\text{IN}} < 5\text{mA}$

1) 降低的 VADC 结果精度和 / 或 GPIO 输入电平 (V_{IL} 和 V_{IH}) 可能与指定参数不同。

2) 模拟输入上的过载耦合是由焊盘、输入多路复用器和周围结构之间的寄生效应引起的。已针对所有通道排列验证了给定的参数。还需注意一个引脚与多个通道的多个连接。

电气规格工作条件

3.4 工作条件

为了确保TC33x/TC32x的正确操作和可靠性，不得超过以下工作条件。除非另有说明，以下部分中指定的所有参数均指这些工作条件。

施加到 TC33x/TC32x 的数字电源电压必须是静态调节电压。

下表中指定的所有参数均指这些工作条件（见下表），除非在注释/测试条件栏中另有说明。

表 3-3 工作条件

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SRI frequency	f_{SRI} SR	-	-	300	MHz	
CPU Frequency (All CPUs)	f_{CPUX} SR	-	-	300	MHz	
PLL0 output frequency	f_{PLL0} SR	20	-	300	MHz	
SPB frequency	f_{SPB} SR	-	-	100	MHz	
FSI2 frequency	f_{FSI2} SR	-	-	300	MHz	
FSI frequency	f_{FSI} SR	20	-	100	MHz	
GTM frequency	f_{GTM} SR	-	-	200	MHz	
STM frequency	f_{STM} SR	-	-	100	MHz	
ERAY frequency	f_{ERAY} SR	-	80	-	MHz	
BBB frequency	f_{BBB} SR	-	-	150	MHz	
VADC frequency	f_{ADC} SR	-	-	160	MHz	
ASCLIN Operating Frequency	$f_{ASCLINx}$ SR	-	-	200	MHz	
CAN frequency	f_{CAN} SR	-	-	80	MHz	
PLL1 output frequency from PER PLL	f_{PLL1} SR	20	-	320	MHz	
PLL2 output frequency from PER PLL	f_{PLL2} SR	20	-	200	MHz	
QSPI Frequency	f_{QSPI} SR	-	-	200	MHz	
MCANH frequency	f_{MCANH} CC	-	-	100	MHz	
Ambient Temperature	T_A SR	-40	-	125	°C	valid for all SAK products
		-40	-	150	°C	valid for all SAL products with package
		-40	-	170	°C	valid for all SAL products without package
Junction Temperature	T_J SR	-40	-	150	°C	valid for all SAK products
		-40	-	170	°C	valid for all SAL products
Core Supply Voltage	V_{DD} SR	1.125 ¹⁾	1.25	1.375 ²⁾	V	
ADC analog supply voltage	V_{DDM} SR	2.97	5.0	5.5 ³⁾	V	

电气规格工作条件

表 3-3 工作条件 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Digital external supply voltage for pads and EVR	$V_{EXT} SR$	4.5	5.0	5.5 ³⁾	V	Nominal 5V Pad / Port Pin supply range. 5V pad parameters are valid.
		2.97	3.3	3.63	V	Nominal 3.3V Pad / Port Pin supply range with VDDP3 supplied externally and EVR33 inactive. 3.3V pad parameters are valid.
		3.6	-	4.5	V	Flash configured in cranking mode; Flash read operation with reduced performance. EVR33 active in low voltage mode. 3.3V pad parameters are valid.
		2.97	-	3.6	V	Incase EVR33 is active, Flash configured in sleep mode and execution switched to RAM. 3.3V pad parameters are valid.
Digital supply voltage for Flex port	$V_{FLEX} SR$	2.97	-	4.0	V	3.3V pad parameters are valid
		4.5	5.0	5.5 ³⁾	V	5V pad parameters are valid
Digital supply voltage for Flash	$V_{DDP3} SR$	2.97	3.3	3.63 ⁴⁾	V	
		2.6	-	3.63	V	Flash configured in cranking mode; Flash read operation with reduced performance.
Digital ground voltage	$V_{SS} SR$	0	-	-	V	
Analog ground voltage for V_{DDM}	$V_{SSM} CC$	-0.1	0	0.1	V	
Digital external supply voltage for EVR and during Standby mode	$V_{EVR SB} SR$	2.97 ⁵⁾	-	5.5	V	$V_{EVR SB}$ is bonded together with V_{EXT} supply pin in smaller LQFP packages.
Voltage to ensure defined pad states	$V_{DDPPA} CC$	1.3 ⁶⁾	-	-	V	

1) 对于 V_{DD} , 当 $1.08V \leq V_{DD} < 1.125V$ 时, 仍可进行操作, 但参数有所放宽。

2) 允许过冲电压至 1.69V, 但累计持续时间不得超过 2 小时, ADC 精度降低且漏电增加。

电气规格工作条件

- 3) 允许过冲电压至 6.5V，但累计持续时间不得超过 2 小时，ADC 精度降低且漏电增加。
- 4) 允许过冲电压至 4.29V，但累计持续时间不得超过 2 小时，ADC 精度降低且漏电增加。
- 5) $V_{\text{EVR}_{\text{SB}}}$ 供电电压在待机模式下可降至 2.6V。 $V_{\text{EVR}_{\text{SB}}}$ 供电引脚上需接一个 100nF 电容。
- 6) 当 VEXT 达到此电平时，HWCFG[6] 引脚被锁存，并且在端口引脚处激活上拉或三态。

供电电压随时间的限制

$V_{\text{EXT}/\text{FLEX}/\text{DDM}}$ 电源轨的最大工作电压在整个使用寿命期间受到限制。

下面的电压曲线就是一个例子。为了满足质量和可靠性目标，特定应用的电压分布需要经过英飞凌科技公司的调整和批准。

表 3-4 电压曲线示例

$V_{\text{EXT}/\text{FLEX}/\text{DDM}} =$	Duration [h]
$5.4 \text{ V} < V_{\text{EXT}/\text{FLEX}/\text{DDM}} \leq 5.5 \text{ V}$	$\leq 5\%$ of lifetime
$5.15 \text{ V} < V_{\text{EXT}/\text{FLEX}/\text{DDM}} \leq 5.4 \text{ V}$	$\leq 15\%$ of lifetime
$4.85 \text{ V} < V_{\text{EXT}/\text{FLEX}/\text{DDM}} \leq 5.15 \text{ V}$	$\leq 60\%$ of lifetime
$4.6 \text{ V} < V_{\text{EXT}/\text{FLEX}/\text{DDM}} \leq 4.85 \text{ V}$	$\leq 15\%$ of lifetime
$4.5 \text{ V} < V_{\text{EXT}/\text{FLEX}/\text{DDM}} \leq 4.6 \text{ V}$	$\leq 5\%$ of lifetime

在整个使用寿命期间， V_{DD} 电源轨的最大工作电压是有限的。

下面的电压曲线就是一个例子。为了满足质量和可靠性目标，特定应用的电压分布需要经过英飞凌科技公司的调整和批准。

表 3-5 电压曲线示例

$V_{\text{DD}} =$	Duration [h]
$1.325 \text{ V} < V_{\text{DD}} \leq 1.375 \text{ V}$	$\leq 5\%$ of lifetime
$1.275 \text{ V} < V_{\text{DD}} \leq 1.325 \text{ V}$	$\leq 15\%$ of lifetime
$1.225 \text{ V} < V_{\text{DD}} \leq 1.275 \text{ V}$	$\leq 60\%$ of lifetime
$1.175 \text{ V} < V_{\text{DD}} \leq 1.225 \text{ V}$	$\leq 15\%$ of lifetime
$1.125 \text{ V} < V_{\text{DD}} \leq 1.175 \text{ V}$	$\leq 5\%$ of lifetime

电气规格 5 V / 3.3 V 可切换焊盘

3.5 5 V / 3.3 V 可切换焊盘

焊盘类别为慢速 GPIO 和快速 GPIO，支持汽车级 (AL) 或 TTL 级 (TTL) 操作。参数是为 AL 操作定义的，并在 TTL 操作中降低。

表 3-6 PORST 焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
PORST pad Output current	$I_{\text{PORST CC}}$	13	-	-	mA	$V_{\text{EXT}} = 2.97\text{V}$; $V_{\text{PORST}} = 0.9\text{V}$
Spike filter always blocked pulse duration	$t_{\text{SF1 CC}}$	-	-	80	ns	
Spike filter pass-through blocked pulse duration	$t_{\text{SF2 CC}}$	260	-	-	ns	without additional PORST Digital Filter active (PORSTDF = 0).
Input hysteresis ¹⁾	$HYS \text{ CC}$	$0.055 * V_{\text{EXT}}$	-	-	V	non of the neighbor pads are used as output;TTL (degraded, used for CIF)
Pull-down current ²⁾	$I_{\text{PDL CC}}$	-	-	130	μA	V_{IH} ; TTL (degraded, used for CIF)
		15	-	-	μA	V_{IL} ; TTL (degraded, used for CIF)
Input leakage current	$I_{\text{OZ CC}}$	-450	-	450	nA	$TJ \leq 150^{\circ}\text{C}$; $(0.1 * V_{\text{EXT}}) < V_{\text{IN}} < (0.9 * V_{\text{EXT}})$
		-500	-	500	nA	$TJ \leq 150^{\circ}\text{C}$; else
		-900	-	900	nA	$TJ \leq 170^{\circ}\text{C}$; $(0.1 * V_{\text{EXT}}) < V_{\text{IN}} < (0.9 * V_{\text{EXT}})$
		-950	-	950	nA	$TJ \leq 170^{\circ}\text{C}$; else
Input high voltage level	$V_{\text{IH SR}}$	1.4	-	-	V	TTL (degraded, used for CIF); $V_{\text{EXT}} = 2.97\text{V}$
		2.0	-	-	V	TTL; $V_{\text{EXT}} = 4.5\text{V}$
Input low voltage level	$V_{\text{IL SR}}$	-	-	0.5	V	TTL (degraded, used for CIF); $V_{\text{EXT}} = 2.97\text{V}$
		-	-	0.8	V	TTL; $V_{\text{EXT}} = 4.5\text{V}$
Pin capacitance	$C_{\text{IO CC}}$	-	2	3	pF	in addition 2.5pF from package to be added

1) 实施滞回是为了避免亚稳态和由于内部地弹而引起的切换。不能保证它能抑制由于外部系统噪声而引起的切换。

2) 下拉电阻的值通过表 VADC 5V 中的参数 R_{MDD} 定义。

电气规格 5 V / 3.3 V 可切换焊盘

表 3-7 快速 5V GPIO

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
On-Resistance of pad output	$R_{\text{DS(on)}}^{\text{CC}}$	125	225	320	Ohm	medium driver; $I_{\text{OH/OL}} = 2\text{mA}$
		31	55	80	Ohm	strong driver; $I_{\text{OH/OL}} = 8\text{mA}$
Rise / Fall time ^{1) 2)}	$t_{\text{RF}}^{\text{CC}}$	1.6	-	3.2	ns	$C_L = 25\text{pF}$; driver = strong sharp edge; from $0.2 * V_{\text{EXT/FLEX/EVRSB}}$ to $0.8 * V_{\text{EXT/FLEX/EVRSB}}$
		$4+0.55 * C_L$	$4+0.75 * C_L$	$12+1.0 * C_L$	ns	driver = medium; $C_L \leq 200\text{pF}$
		$1.0+0.18 * C_L$	$2.5+0.27 * C_L$	$5.0+0.35 * C_L$	ns	driver = strong edge = medium; $C_L \leq 200\text{pF}$
		$0.5+0.08 * C_L$	$0.5+0.11 * C_L$	$1.0+0.17 * C_L$	ns	driver = strong edge = sharp; $C_L \leq 200\text{pF}$
Asymmetry of sending	$t_{\text{TX_ASYM}}^{\text{CC}}$	-1	-	1	ns	valid for all data rates excluding clock tolerance
Input frequency	$f_{\text{IN}}^{\text{CC}}$	-	-	160	MHz	
Input hysteresis ³⁾	HYS^{CC}	$0.09 * V_{\text{EXT/FLEX/EVRSB}}$	-	-	V	non of the neighbor pads are used as output; AL
		$0.075 * V_{\text{EXT/FLEX/EVRSB}}$	-	-	V	non of the neighbor pads are used as output; TTL
		75	-	-	mV	two of the neighbor pads are used as output with driver=strong and edge=sharp; AL
Pull-up current ⁴⁾	$I_{\text{PUH}}^{\text{CC}}$	30	-	-	μA	V_{IH} ; AL or TTL
		-	-	130	μA	V_{IL} ; AL or TTL
Pull-down current ⁵⁾	$I_{\text{PDL}}^{\text{CC}}$	-	-	130	μA	V_{IH} ; AL or TTL
		30	-	-	μA	V_{IL} ; AL
		28	-	-	μA	V_{IL} ; TTL

表 3-7 快速 5V GPIO (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input leakage current	$I_{OZ\ CC}$	-1100	-	1100	nA	$T_J \leq 150^\circ\text{C}$; $(0.1 \cdot V_{EXT/FLEX/EVRSB}) < V_{IN} < (0.9 \cdot V_{EXT/FLEX/EVRSB})$
		-1500	-	1500	nA	$T_J \leq 150^\circ\text{C}$; else
		-2000	-	2000	nA	$T_J \leq 170^\circ\text{C}$; $(0.1 \cdot V_{EXT/FLEX/EVRSB}) < V_{IN} < (0.9 \cdot V_{EXT/FLEX/EVRSB})$
		-2500	-	2500	nA	$T_J \leq 170^\circ\text{C}$; else
Input high voltage level	$V_{IH\ SR}$	$0.7 \cdot V_{EXT/FLEX/EVRSB}$	-	-	V	AL
		2.0	-	-	V	TTL
Input low voltage level	$V_{IL\ SR}$	-	-	$0.44 \cdot V_{EXT/FLEX/EVRSB}$	V	AL
		-	-	0.8	V	TTL
Input low threshold variation	$V_{ILD\ SR}$	-50	-	50	mV	max. variation of 1ms; $V_{EXT/FLEX/EVRSB} = \text{constant}$; AL
Pin capacitance	$C_{IO\ CC}$	-	2	3	pF	in addition 2.5pF from package to be added
Pad set-up time to get an software update of the configuration active	$t_{SET\ CC}$	-	-	100	ns	

- 1) 在公式中，需要以 pF 为单位输入 C_L 的值才能获得 ns 为单位的结果。
- 2) 上升/下降时间定义为焊盘供电电压的 10% - 90%。
- 3) 实施滞回是为了避免亚稳态和由于内部地弹而引起的切换。不能保证它能抑制由于外部系统噪声而引起的切换。
- 4) 上拉电阻的值通过表 VADC 5V 中的参数 R_{MDU} 定义。
- 5) 下拉电阻的值通过表 VADC 5V 中的参数 R_{MDD} 定义。

表 3-8 快速 3.3V GPIO

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
On-Resistance of pad output	$R_{DSOn\ CC}$	125	225	320	Ohm	medium driver; $I_{OH/OL} = 2\text{mA}$
		31	55	80	Ohm	strong driver; $I_{OH/OL} = 8\text{mA}$

表 3-8 快速 3.3V GPIO (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Rise / Fall time ^{1) 2)}	$t_{RF} CC$	1.6	-	4.5	ns	$C_L = 25pF$; driver = strong sharp edge; from $0.2 * V_{EXT/FLEX/EVRSB}$ to $0.8 * V_{EXT/FLEX/EVRSB}$
		-	-	5	ns	$C_L = 25pF$; driver = strong sharp edge; from 0.8V to 2.0V (RMII)
		$2+0.57 * C_L$	$5.5+0.75 * C_L$	$10+1.25 * C_L$	ns	driver = medium; $C_L \leq 200pF$
		$1.5+0.18 * C_L$	$1.5+0.28 * C_L$	$8+0.4 * C_L$	ns	driver = strong edge = medium; $C_L \leq 200pF$
		$0.75+0.08 * C_L$	$0.75+0.11 * C_L$	$2.5+0.21 * C_L$	ns	driver = strong edge = sharp; $C_L \leq 200pF$
Asymmetry of sending	$t_{TX_ASYM} CC$	-1	-	1	ns	valid for all data rates excluding clock tolerance
Input frequency	$f_{IN} CC$	-	-	160	MHz	
Input hysteresis ³⁾	$HYS CC$	$0.055 * V_{EXT/FLEX/EVRSB}$	-	-	V	non of the neighbor pads are used as output; AL
		$0.09 * V_{EXT/FLEX/EVRSB}$	-	-	V	non of the neighbor pads are used as output; TTL
		$0.055 * V_{EXT/FLEX/EVRSB}$	-	-	V	non of the neighbor pads are used as output; TTL (degraded, used for CIF)
		125	-	-	mV	two of the neighbor pads are used as output with driver=strong and edge=sharp; AL
Pull-up current ⁴⁾	$I_{PUH} CC$	17	-	-	μA	V_{IH} ; AL and TTL (degraded, used for CIF)
		11	-	-	μA	V_{IH} ; TTL
		-	-	80	μA	V_{IL} ; AL and TTL and TTL (degraded, used for CIF)

表 3-8 快速 3.3V GPIO (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Pull-down current ⁵⁾	$I_{PDL\ CC}$	-	-	105	μA	V_{IH} ; AL and TTL (degraded, used for CIF)
		-	-	115	μA	V_{IH} ; TTL
		19	-	-	μA	V_{IL} ; AL and TTL
		15	-	-	μA	V_{IL} ; TTL (degraded, used for CIF)
Input leakage current	$I_{OZ\ CC}$	-1100	-	1100	nA	$T_J \leq 150^\circ\text{C}$; $(0.1 \cdot V_{EXT/FLEX/EVRSB}) < V_{IN} < (0.9 \cdot V_{EXT/FLEX/EVRSB})$
		-1500	-	1500	nA	$T_J \leq 150^\circ\text{C}$; else
		-2000	-	2000	nA	$T_J \leq 170^\circ\text{C}$; $(0.1 \cdot V_{EXT/FLEX/EVRSB}) < V_{IN} < (0.9 \cdot V_{EXT/FLEX/EVRSB})$
		-2500	-	2500	nA	$T_J \leq 170^\circ\text{C}$; else
Input high voltage level	$V_{IH\ SR}$	$0.7 \cdot V_{EXT/FLEX/EVRSB}$	-	-	V	AL
		2.0	-	-	V	TTL
		1.4	-	-	V	TTL (degraded, used for CIF)
Input low voltage level	$V_{IL\ SR}$	-	-	$0.42 \cdot V_{EXT/FLEX/EVRSB}$	V	AL
		-	-	0.8	V	TTL
		-	-	0.5	V	TTL (degraded, used for CIF)
Input low threshold variation	$V_{ILD\ SR}$	-33	-	33	mV	max. variation of 1ms; $V_{EXT/FLEX/EVRSB} = \text{constant}$; AL
Pin capacitance	$C_{IO\ CC}$	-	2	3	pF	in addition 2.5pF from package to be added
Pad set-up time to get an software update of the configuration active	$t_{SET\ CC}$	-	-	100	ns	

1) 在公式中，需要以 pF 为单位输入 C_L 的值才能获得 ns 为单位的的结果。

2) 上升/下降时间定义为焊盘供电电压的 10% - 90%。

3) 实施滞回是为了避免亚稳态和由于内部地弹而引起的切换。不能保证它能抑制由于外部系统噪声而引起的切换。

4) 上拉电阻的值通过表 VADC 5V 中的参数 R_{MDU} 定义。

5) 下拉电阻的值通过表 VADC 5V 中的参数 R_{MDD} 定义。

电气规格 5 V / 3.3 V 可切换焊盘

表 3-9 慢速 5V GPIO

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
On-Resistance of pad output	$R_{\text{DS(on)}}^{\text{CC}}$	125	225	320	Ohm	medium driver; $I_{\text{OH}}/I_{\text{OL}} = 2\text{mA}$
Rise / Fall time ^{1) 2)}	$t_{\text{RF}}^{\text{CC}}$	$4+0.55 \cdot C_L$	$4+0.75 \cdot C_L$	$12+1 \cdot C_L$	ns	driver = medium edge = medium; $C_L \leq 200\text{pF}$
		$1.5+0.25 \cdot C_L$	$2.5+0.40 \cdot C_L$	$7+0.55 \cdot C_L$	ns	driver = medium edge = sharp; $C_L \leq 200\text{pF}$
Asymmetry of sending	$t_{\text{TX_ASYM}}^{\text{CC}}$	-1	-	1	ns	valid for all data rates excluding clock tolerance
Input frequency	$f_{\text{IN}}^{\text{CC}}$	-	-	160	MHz	
Input hysteresis ³⁾	HYS^{CC}	$0.09 \cdot V_{\text{EXT/FLEX/EVRSB}}$	-	-	V	non of the neighbor pads are used as output; AL
		$0.075 \cdot V_{\text{EXT/FLEX/EVRSB}}$	-	-	V	non of the neighbor pads are used as output; TTL
		75	-	-	mV	two of the neighbor pads are used as output with driver=strong and edge=sharp; AL
Pull-up current ⁴⁾	$I_{\text{PUH}}^{\text{CC}}$	30	-	-	μA	V_{IH} ; AL or TTL; except VGATE1P; except VGATE1N and $T_J > 150^\circ\text{C}$
		-	-	130	μA	V_{IL} ; AL or TTL; except VGATE1P; except VGATE1N and $T_J > 150^\circ\text{C}$
Pull-down current ⁵⁾	$I_{\text{PDL}}^{\text{CC}}$	-	-	130	μA	V_{IH} ; AL or TTL
		30	-	-	μA	V_{IL} ; AL
		28	-	-	μA	V_{IL} ; TTL
Input leakage current	$I_{\text{OZ}}^{\text{CC}}$	-300	-	300	nA	$T_J \leq 150^\circ\text{C}$; $(0.1 \cdot V_{\text{EXT/FLEX/EVRSB}}) < V_{\text{IN}} < (0.9 \cdot V_{\text{EXT/FLEX/EVRSB}})$
		-400	-	400	nA	$T_J \leq 150^\circ\text{C}$; else
		-600	-	600	nA	$T_J \leq 170^\circ\text{C}$; $(0.1 \cdot V_{\text{EXT/FLEX/EVRSB}}) < V_{\text{IN}} < (0.9 \cdot V_{\text{EXT/FLEX/EVRSB}})$
		-750	-	750	nA	$T_J \leq 170^\circ\text{C}$; else

表 3-9 慢速 5V GPIO (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input high voltage level	V_{IH} SR	0.7 * $V_{EXT/FLEX/E}$	-	-	V	AL
		VRSB	-	-	V	TTL
Input low voltage level	V_{IL} SR	-	-	0.44 * $V_{EXT/FLEX/E}$	V	AL
		-	-	VRSB	V	TTL
Input low threshold variation	V_{ILD} SR	-50	-	50	mV	max. variation of 1ms; $V_{EXT/FLEX/EVRSB} =$ constant; AL
Pin capacitance	C_{IO} CC	-	2	3	pF	in addition 2.5pF from package to be added
Pad set-up time to get an software update of the configuration active	t_{SET} CC	-	-	100	ns	

- 1) 在公式中，需要以 pF 为单位输入 C_L 的值才能获得 ns 为单位的结果。
- 2) 上升/下降时间定义为焊盘供电电压的 10% - 90%。
- 3) 实施滞回是为了避免亚稳态和由于内部地弹而引起的切换。不能保证它能抑制由于外部系统噪声而引起的切换。
- 4) 上拉电阻的值通过表 VADC 5V 中的参数 R_{MDU} 定义。
- 5) 下拉电阻的值通过表 VADC 5V 中的参数 R_{MDD} 定义。

表 3-10 慢速 3.3V GPIO

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
On-Resistance of pad output	$R_{DS(on)}$ CC	125	225	320	Ohm	medium driver; $I_{OH/OL} = 2mA$
Rise / Fall time ^{1) 2)}	t_{RF} CC	$2+0.57 \cdot C_L$	$5.5+0.75 \cdot C_L$	$10+1.25 \cdot C_L$	ns	driver = medium edge = medium; $C_L \leq 200pF$
		$2+0.30 \cdot C_L$	$3.5+0.50 \cdot C_L$	$5+0.70 \cdot C_L$	ns	driver = medium edge = sharp; $C_L \leq 200pF$
Asymmetry of sending	t_{TX_ASYM} CC	-1	-	1	ns	valid for all data rates excluding clock tolerance
Input frequency	f_{IN} CC	-	-	160	MHz	

表 3-10 慢速 3.3V GPIO (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input hysteresis ³⁾	HYS CC	0.055 * $V_{EXT/FLEX/E}$ VRSB	-	-	V	non of the neighbor pads are used as output; AL
		0.09 * $V_{EXT/FLEX/E}$ VRSB	-	-	V	non of the neighbor pads are used as output; TTL
		0.055 * $V_{EXT/FLEX/E}$ VRSB	-	-	V	non of the neighbor pads are used as output;TTL (degraded, used for CIF)
		125	-	-	mV	two of the neighbor pads are used as output with driver=strong and edge=sharp; AL
Pull-up current ⁴⁾	I_{PUH} CC	17	-	-	μA	V_{IH} ; AL and TTL (degraded, used for CIF); exept VGATE1P; except VGATE1N and $T_J > 150^{\circ}\text{C}$
		11	-	-	μA	V_{IH} ; TTL; exept VGATE1P; except VGATE1N and $T_J > 150^{\circ}\text{C}$
		-	-	80	μA	V_{IL} ; AL and TTL and TTL (degraded, used for CIF); exept VGATE1P; except VGATE1N and $T_J > 150^{\circ}\text{C}$
Pull-down current ⁵⁾	I_{PDL} CC	-	-	105	μA	V_{IH} ; AL and TTL (degraded, used for CIF)
		-	-	115	μA	V_{IH} ; TTL
		19	-	-	μA	V_{IL} ; AL and TTL
		15	-	-	μA	V_{IL} ; TTL (degraded, used for CIF)

表 3-10 慢速 3.3V GPIO (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input leakage current	$I_{OZ\ CC}$	-300	-	300	nA	$T_J \leq 150^\circ\text{C}; (0.1 * V_{EXT/FLEX/EVRSB}) < V_{IN} < (0.9 * V_{EXT/FLEX/EVRSB})$
		-400	-	400	nA	$T_J \leq 150^\circ\text{C}; \text{else}$
		-600	-	600	nA	$T_J \leq 170^\circ\text{C}; (0.1 * V_{EXT/FLEX/EVRSB}) < V_{IN} < (0.9 * V_{EXT/FLEX/EVRSB})$
		-750	-	750	nA	$T_J \leq 170^\circ\text{C}; \text{else}$
Input high voltage level	$V_{IH\ SR}$	$0.7 * V_{EXT/FLEX/EVRSB}$	-	-	V	AL
		2.0	-	-	V	TTL
		1.4	-	-	V	TTL (degraded, used for CIF)
Input low voltage level	$V_{IL\ SR}$	-	-	$0.42 * V_{EXT/FLEX/EVRSB}$	V	AL
		-	-	0.8	V	TTL
		-	-	0.5	V	TTL (degraded, used for CIF)
Input low threshold variation	$V_{ILD\ SR}$	-33	-	33	mV	max. variation of 1ms; $V_{EXT/FLEX/EVRSB} = \text{constant}$; AL
Pin capacitance	$C_{IO\ CC}$	-	2	3	pF	in addition 2.5pF from package to be added
Pad set-up time to get an software update of the configuration active	$t_{SET\ CC}$	-	-	100	ns	

- 1) 在公式中，需要以 pF 为单位输入 C_L 的值才能获得 ns 为单位的结果。
- 2) 上升/下降时间定义为焊盘供电电压的 10% - 90%。
- 3) 实施滞回是为了避免亚稳态和由于内部地弹而引起的切换。不能保证它能抑制由于外部系统噪声而引起的切换。
- 4) 上拉电阻的值通过表 VADC 5V 中的参数 R_{MDU} 定义。
- 5) 下拉电阻的值通过表 VADC 5V 中的参数 R_{MDD} 定义。

表 3-11 S类 5V

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	$f_{IN\ CC}$	-	-	160	MHz	

电气规格 5 V / 3.3 V 可切换焊盘

表 3-11 S类 5V (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input hysteresis ¹⁾	HYS_{CC}	$0.09 * V_{DDM}$	-	-	V	non of the neighbor pads are used as output; AL
		$0.075 * V_{DDM}$	-	-	V	non of the neighbor pads are used as output; TTL
		75	-	-	mV	two of the neighbor pads are used as output with driver=strong and edge=sharp; AL
Pull-up current ²⁾	$I_{PUH_{CC}}$	30	-	-	μA	V_{IH} ; AL or TTL
		-	-	130	μA	V_{IL} ; AL or TTL
Pull-down current ³⁾	$I_{PDL_{CC}}$	-	-	130	μA	V_{IH} ; AL or TTL
		30	-	-	μA	V_{IL} ; AL
		28	-	-	μA	V_{IL} ; TTL
Input leakage current	$I_{OZ_{CC}}$	-150	-	150	nA	$T_J \leq 150^\circ C$; else
		-300	-	300	nA	$T_J \leq 170^\circ C$; else
Input high voltage level	$V_{IH_{SR}}$	$0.7 * V_{DDM}$	-	-	V	AL
		2.0	-	-	V	TTL
Input low voltage level	$V_{IL_{SR}}$	-	-	$0.44 * V_{DDM}$	V	AL
		-	-	0.8	V	TTL
Input low threshold variation	$V_{ILD_{SR}}$	-50	-	50	mV	max. variation of 1ms; $V_{DDM} = \text{constant}$; AL
Pin capacitance	$C_{IO_{CC}}$	-	2	3	pF	in addition 2.5pF from package to be added
Pad set-up time to get an software update of the configuration active	$t_{SET_{CC}}$	-	-	100	ns	

1) 实施滞回是为了避免亚稳态和由于内部地弹而引起的切换。不能保证它能抑制由于外部系统噪声而引起的切换。

2) 上拉电阻的值通过表 VADC 5V 中的参数 R_{MDU} 定义。

3) 下拉电阻的值通过表 VADC 5V 中的参数 R_{MDD} 定义。

表 3-12 S类 3.3V

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	$f_{IN\ CC}$	-	-	160	MHz	
Input hysteresis ¹⁾	$HYS\ CC$	0.055 * V_{DDM}	-	-	V	non of the neighbor pads are used as output; AL
		0.09 * V_{DDM}	-	-	V	non of the neighbor pads are used as output; TTL
		0.065 * V_{DDM}	-	-	V	non of the neighbor pads are used as output; TTL (degraded used for CIF)
		125	-	-	mV	two of the neighbor pads are used as output with driver=strong and edge=sharp; AL
Pull-up current ²⁾	$I_{PUH\ CC}$	17	-	-	μA	V_{IH} ; AL and TTL (degraded, used for CIF)
		11	-	-	μA	V_{IH} ; TTL
		-	-	80	μA	V_{IL}
Pull-down current ³⁾	$I_{PDL\ CC}$	-	-	105	μA	V_{IH} ; AL and TTL (degraded, used for CIF)
		-	-	115	μA	V_{IH} ; TTL
		19	-	-	μA	V_{IL} ; AL and TTL
		15	-	-	μA	V_{IL} ; TTL (degraded, used for CIF)
Input leakage current	$I_{OZ\ CC}$	-150	-	150	nA	$T_J \leq 150^\circ\text{C}$; else
		-300	-	300	nA	$T_J \leq 150^\circ\text{C}$; PDD option available, or AltRef option available
		-300	-	300	nA	$T_J \leq 170^\circ\text{C}$; else
		-600	-	600	nA	$T_J \leq 170^\circ\text{C}$; PDD option available
Input high voltage level	$V_{IH\ SR}$	0.7 * V_{DDM}	-	-	V	AL
		2.0	-	-	V	TTL
		1.4	-	-	V	TTL (degraded, used for CIF)

表 3-12 S类 3.3V (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input low voltage level	V_{IL} SR	-	-	$0.42 \cdot V_{DDM}$	V	AL
		-	-	0.8	V	TTL
		-	-	0.5	V	TTL (degraded, used for CIF)
Input low threshold variation	V_{ILD} SR	-33	-	33	mV	max. variation of 1ms; V_{DDM} = constant; AL
Pin capacitance	C_{IO} CC	-	2	3	pF	in addition 2.5pF from package to be added
Pad set-up time to get an software update of the configuration active	t_{SET} CC	-	-	100	ns	

1) 实施滞回是为了避免亚稳态和由于内部地弹而引起的切换。不能保证它能抑制由于外部系统噪声而引起的切换。

2) 上拉电阻的值通过表 VADC 5V 中的参数 R_{MDU} 定义。

3) 下拉电阻的值通过表 VADC 5V 中的参数 R_{MDD} 定义。

表 3-13 D类

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input leakage current	I_{OZ} CC	-150	-	150	nA	$T_J \leq 150^\circ\text{C}$; else
		-300 ¹⁾	-	300 ¹⁾	nA	$T_J \leq 150^\circ\text{C}$; PDD option available, or AltRef option available
		-300	-	300	nA	$T_J \leq 170^\circ\text{C}$; else
		-600 ²⁾	-	600 ²⁾	nA	$T_J \leq 170^\circ\text{C}$; PDD option available, or AltRef option available
Pin capacitance	C_{IO} CC	-	2	3	pF	in addition 2.5pF from package to be added

1) 对于 AN11, 需要添加 100 nA。

2) 对于 AN11, 需要添加 200 nA。

表 3-14 ADC基准焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input leakage current for V_{AREF}	$I_{OZ2\ CC}$	-1	-	1	μA	$T_J \leq 150^\circ C$; $V_{AREF} < V_{DDM}$; used for EVADC
		-2	-	2	μA	$T_J \leq 170^\circ C$; $V_{AREF} < V_{DDM}$; used for EVADC
		-3.5	-	3.5	μA	$T_J \leq 150^\circ C$; $V_{AREF} \leq V_{DDM} + 50mV$; used for EVADC
		-7	-	7	μA	$T_J \leq 170^\circ C$; $V_{AREF} \leq V_{DDM} + 50mV$; used for EVADC

表 3-15 慢速焊盘的驱动器模式选择

PDx.2	PDx.1	PDx.0	Port Functionality	Driver Setting
X	X	0	Speed grade 1	medium sharp edge (sm)
X	X	1	Speed grade 2	medium medium edge (m)

表 3-16 快速焊盘驱动器模式选择

PDx.2	PDx.1	PDx.0	Port Functionality	Driver Setting
X	0	0	Speed grade 1	Strong sharp edge (ss)
X	0	1	Speed grade 2	Strong medium edge (sm)
X	1	0	Speed grade 3	medium (m)
X	1	1	Speed grade 4	Reserved, do not use this combination

表 3-17 RFast 焊盘驱动器模式选择

PDx.2	PDx.1	PDx.0	Port Functionality	Driver Setting
X	0	0	Speed grade 1	Strong sharp edge (ss)
X	0	1	Speed grade 2	Strong medium edge (sm)
X	1	0	Speed grade 3	medium (m)
X	1	1	Speed grade 4	Do not use this combination

3.6 VADC 参数

转换器结果的准确性取决于基准电压范围。下表中的参数适用于 $(V_{AREF} - V_{AGND}) \geq 4.5\text{ V}$ 的基准电压范围。如果基准电压范围低于 4.5 V 的 k 倍（例如 3.3 V ），则精度参数将增加 $1.1/k$ 倍（例如 $1.1 \times 4.5 / 3.3 = 1.5$ ）。

电压电源 V_{DDM} 上的噪声会影响转换。精度参数定义为供电电压纹波在 10 MHz 以内低于 20 mVpp （在 10 MHz 以上低于 5 mVpp ）。

数字功能与模拟输入重叠会影响准确性。

总不可调整误差（TUE）的定义是无噪音的。总体偏差取决于TUE和 EN_{RMS} （取决于噪声分布）。示例：对于 4σ 的噪声分布且 $EN_{RMS} = 1.0$ ，附加峰峰值噪声误差为 $\pm(4 \times 1.0) = 8\text{ LSB}_{12\text{b}}$ 。

降噪功能通过增加额外的转换步骤来改善结果。因此，转换时间也相应增加（对于1、3或7个步骤，每个步骤的转换时间分别为 $4 \times t_{ADCI} + 3 \times t_{ADC}$ ）。

表 3-18 VADC 5V

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
EVADC IVR output voltage	$V_{DDK\text{ CC}}$	1.13	-	1.33	V	Measured at low temperature.
Deviation of IVR output voltage V_{DDK}	$dV_{DDK\text{ CC}}$	-2	-	2	%	Based on device-specific value
Analog reference voltage ¹⁾	$V_{AREF\text{ SR}}$	4.5	5.0	$V_{DDM} + 0.05$	V	$4.5\text{ V} \leq V_{DDM} \leq 5.5\text{ V}$
		2.97	3.3	$V_{DDM} + 0.05$	V	$2.97\text{ V} \leq V_{DDM} < 4.5\text{ V}$
Analog reference ground	$V_{AGND\text{ SR}}$	V_{SSM}	V_{SSM}	V_{SSM}	V	V_{SSM} and V_{AGND} are connected together
Analog input voltage range	$V_{AIN\text{ SR}}$	V_{AGND}	-	V_{AREF}	V	V_{AIN} is limited by the respective pad supply voltage; see pin configuration (buffer type)
Converter reference clock	$f_{ADCI\text{ SR}}$	16	40	53.33	MHz	$4.5\text{ V} \leq V_{DDM} \leq 5.5\text{ V}$
		16	20	26.67	MHz	$2.97\text{ V} \leq V_{DDM} < 4.5\text{ V}$
Total Unadjusted Error ^{2) 3)}	$TUE\text{ CC}$	-4	-	4	LSB	12-bit resolution for primary/secondary groups, 10-bit resolution for fast compare channels
INL Error ²⁾	$EA_{INL\text{ CC}}$	-3	-	3	LSB	
DNL error ^{2) 4)}	$EA_{DNL\text{ CC}}$	-1	-	3	LSB	
Gain Error ²⁾	$EA_{GAIN\text{ CC}}$	-3.5	-	3.5	LSB	
Offset Error ^{2) 3)}	$EA_{OFF\text{ CC}}$	-4	-	4	LSB	
RMS Noise ^{2) 5) 6)}	$EN_{RMS\text{ CC}}$	-	0.5	0.8	LSB	Noise reduction level 3
		-	0.5	1.0	LSB	Standard conversion

电气规格 VADC 参数

表 3-18 VADC 5V (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Reference input charge consumption per conversion (from V_{AREF}) ^{7) 8) 9)}	Q_{CONV} CC	-	-	20	pC	$V_{AIN} = 0$ V (worst case), precharging disabled
		-	-	10	pC	$V_{AIN} = 0$ V (worst case), precharging enabled, $V_{DDM} - 5\% < V_{AREF} < V_{DDM} + 50$ mV
Switched capacitance of an analog input	C_{AINS} CC	-	2.5	3.4	pF	Input buffer disabled
Analog input charge consumption ¹⁰⁾	Q_{AINS} CC	-	-	3.5	pC	Primary groups and fast compare channels; $V_{AIN} = V_{AREF}$; $V_{DDM} = 5.0$ V; input buffer enabled; $T_J \leq 150^\circ\text{C}$
		-	-	3.8	pC	Primary groups and fast compare channels; $V_{AIN} = V_{AREF}$; $V_{DDM} = 5.0$ V; input buffer enabled; $T_J > 150^\circ\text{C}$
		-	-	4.4	pC	Secondary groups; $V_{AIN} = V_{AREF}$; $V_{DDM} = 5.0$ V; input buffer enabled; $T_J \leq 150^\circ\text{C}$
		-	-	4.8	pC	Secondary groups; $V_{AIN} = V_{AREF}$; $V_{DDM} = 5.0$ V; input buffer enabled; $T_J > 150^\circ\text{C}$

电气规格 VADC 参数

表 3-18 VADC 5V (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Sampling time	$t_{\text{S}} \text{ SR}$	100	-	-	ns	Primary group or fast compare channel, 4.5 V $\leq V_{\text{DDM}} \leq 5.5$ V; input buffer disabled
		300	-	-	ns	Primary group or fast compare channel, 4.5 V $\leq V_{\text{DDM}} \leq 5.5$ V; input buffer enabled
		500	-	-	ns	Secondary group, 4.5 V $\leq V_{\text{DDM}} \leq 5.5$ V; input buffer disabled
		700	-	-	ns	Secondary group, 4.5 V $\leq V_{\text{DDM}} \leq 5.5$ V; input buffer enabled
		200	-	-	ns	Primary Group or fast compare channel, 2.97 V $\leq V_{\text{DDM}} < 4.5$ V; input buffer disabled
		400	-	-	ns	Primary group or fast compare channel, 2.97 V $\leq V_{\text{DDM}} < 4.5$ V; input buffer enabled
		1000	-	-	ns	Secondary group, 2.97 V $\leq V_{\text{DDM}} < 4.5$ V; input buffer disabled
		1200	-	-	ns	Secondary group, 2.97 V $\leq V_{\text{DDM}} < 4.5$ V; input buffer enabled
Sampling time for calibration	$t_{\text{SCAL}} \text{ SR}$	50	-	-	ns	4.5 V $\leq V_{\text{DDM}} \leq 5.5$ V
		100	-	-	ns	2.97 V $\leq V_{\text{DDM}} < 4.5$ V
Input buffer switch-on time	$t_{\text{BUF}} \text{ CC}$	-	0.4	1	μs	
Wakeup time	$t_{\text{WU}} \text{ CC}$	-	0.1	0.2	μs	Fast standby mode
		-	1.6	3	μs	Slow standby mode
Broken wire detection delay against V_{AREF}	$t_{\text{BWR}} \text{ CC}$	-	100	-	cycles	Result above 80% of full scale range, analog input buffer disabled
Broken wire detection delay against V_{AGND}	$t_{\text{BWG}} \text{ CC}$	-	100	-	cycles	Result below 10% of full scale range, analog input buffer disabled
Converter diagnostics unit resistance ¹¹⁾	$R_{\text{CSD}} \text{ CC}$	45	-	75	kOhm	
Converter diagnostics voltage accuracy	$dV_{\text{CSD}} \text{ CC}$	-10	-	10	%	Percentage refers to V_{DDM}

电气规格 VADC 参数

表 3-18 VADC 5V (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Resistance of the multiplexer diagnostics pull-up device	$R_{MDU} CC$	30	-	42	kOhm	$0 V \leq V_{IN} \leq 0.9 * V_{DDM}$, Automotive Levels
		56	-	78	kOhm	$0 V \leq V_{IN} \leq 0.9 * V_{DDM}$, TTL Levels
Resistance of the multiplexer diagnostics pull-down device	$R_{MDD} CC$	43	-	58	kOhm	$0.1 * V_{DDM} \leq V_{IN} \leq V_{DDM}$, Automotive level
		18	-	25	kOhm	$0.1 * V_{DDM} \leq V_{IN} \leq V_{DDM}$, TTL level
Resistance of the pull-down test device	$R_{PDD} CC$	-	-	0.3	kOhm	Measured at pad input voltage $V_{IN} = V_{DDM} / 2$.

- 1) 这些限制适用于标准基准输入以及备用基准输入。
- 2) 该参数取决于基准电压范围和电源纹波，请参阅简介。
最坏情况下的组合误差是 TUE 和 EN_{RMS} 的算术组合。
测试是在完成启动校准后禁用后校准的情况下进行的。
- 3) 映射到 SLOW 类型焊盘的模拟输入会影响精度。此参数的值以 3 LSB₁₂ 为单位递增。
- 4) 单调性特性，校准时不会漏码。
- 5) 参数 EN_{RMS} 指的是 1 sigma 分布。
- 6) 映射到 SLOW 类型焊盘的模拟输入 RMS 噪声 (EN_{RMS}) 最高可达 2 LSB₁₂ (启用 DC/DC 软开关)。
- 7) 对于降低的参考电压 $VAREF < 3.375V$ ，消耗的电荷 QCONV 会减少 $k2 = VAREF [V] / 3.375$ 。对于降低的参考电压 $4.5V < VAREF \leq 3.375V$ ，QCONV 不会降低。
- 8) 当 BWD (断线检测) 处于活动状态时，最大电荷增加 15 pC。
- 9) 快速比较通道仅消耗主/次组电荷的 1/3。
- 10) 对于具有叠加数字 GPIO 或 PDD 功能的模拟输入，该值增加 1 pC。
- 11) 使用至少 1.1 μs 的采样时间以确保测试电压正确稳定。




图 3-1 模拟输入等效电路

电气规格 MHz 振荡器

3.7 MHz 振荡器

OSC_XTAL 用作精确的时钟源。OSC_XTAL 支持 16 MHz 至 40 MHz 外部晶振。还支持陶瓷谐振器。

表 3-19 OSC_XTAL

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input current at XTAL1	I_{IX1} CC	-70	-	70	μA	$V_{IN} > 0V$; $V_{IN} < V_{EXT}$
Oscillator frequency	f_{OSC} SR	4	-	40	MHz	Direct Input Mode selected, if shaper is not bypassed
		16	-	40	MHz	External Crystal Mode selected
Oscillator start-up time	t_{OSCS} CC	-	-	3 ¹⁾	ms	$20MHz \leq f_{OSC}$ and 8pF load capacitance
Input voltage at XTAL1 ²⁾	V_{IX} SR	-0.7	-	$V_{EXT} + 0.5$	V	If shaper is not bypassed
Input amplitude (peak to peak) at XTAL1	V_{PPX} SR	$0.3 * V_{EXT}$	-	$V_{EXT} + 1.0$	V	If shaper is not bypassed; $f_{OSC} > 25MHz$
		$0.35 * V_{EXT}$	-	$V_{EXT} + 1.0$	V	If shaper is not bypassed; $f_{OSC} \leq 25MHz$
Internal load capacitor	C_{L0} CC	1.30	1.40	1.55	pF	enabled via bit OSCCON.CAP0EN
Internal load capacitor	C_{L1} CC	3.05	3.35	3.70	pF	enabled via bit OSCCON.CAP1EN
Internal load capacitor	C_{L2} CC	7.85	8.70	9.55	pF	enabled via bit OSCCON.CAP2EN
Internal load capacitor	C_{L3} CC	12.05	13.35	14.65	pF	enabled via bit OSCCON.CAP3EN
Internal load stray capacitor between XTAL1 and XTAL2	C_{XINTS} CC	1.15	1.20	1.25	pF	
Internal load stray capacitor between XTAL1 and ground	C_{XTAL1} CC	-	2.5	4	pF	
Duty cycle at XTAL1 ³⁾	DC_{X1} SR	35	-	65	%	$V_{XTAL1} = 0.5 * V_{PPX}$
Absolute RMS jitter at XTAL1 ³⁾	J_{ABSX1} SR	-	-	28	ps	10 KHz to $f_{OSC}/2$
Slew rate at XTAL1 ³⁾	SR_{XTAL1} SR	0.3	-	-	V/ns	Maximum 30% difference between rising and falling slew rate

1) t_{OSCS} 定义为从振荡器模式设置为外部晶振模式的时刻开始，直到振荡在 XTAL1 处达到 $0.3 * V_{EXT}$ 的幅度。该值取决于所用外部晶振的频率。对于更快的晶振频率，该值会减小。

2) 对于电源 ($V_{EXT} < 5.3V$ V_{IX}) 最小可低至 -0.9V。对于 XTAL1，低至 -0.9V 的输入电平不会导致使用外部晶振时损坏或出现可靠性问题。

3) XTAL1 的方波输入信号。

注释：强烈建议测量最终目标系统（布局）中的振荡裕度（负阻），以确定振荡器运行的最佳参数。请参考晶振或陶瓷谐振器供应商指定的限制。

3.8 备用时钟

备用时钟提供了替代时钟源。

表 3-20 备用时钟

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Back-up clock accuracy before trimming	$f_{\text{BACKUT}} \text{ CC}$	70	100	130	MHz	$V_{\text{EXT}} \geq 2.97\text{V}$
Back-up clock accuracy after trimming ¹⁾	$f_{\text{BACKT}} \text{ CC}$	98	100	102	MHz	$V_{\text{EXT}} \geq 2.97\text{V}$
Standby clock	$f_{\text{SB}} \text{ CC}$	25	70	110	kHz	$V_{\text{EXT}} \geq 2.97\text{V}$

1) 通过每 2 毫秒定期调整温度和电压漂移，可以实现短期调整，从而满足 LIN 通信所需的精度，最高温度可达 125 摄氏度

3.9 温度传感器

表3-21 DTS PMS

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Measurement time for each conversion ¹⁾	t_M CC	-	-	2.7	ms	Measured from cold power-on reset release
Calibration reference accuracy	T_{CALACC} CC	-1	-	1	°C	calibration points @ $T_J = -40^\circ\text{C}$ and $T_J = 127^\circ\text{C}$
Accuracy over temperature range	T_{NL} CC	-2	-	2	°C	T_{CALACC} has to be added in addition
DTS temperature range	T_{SR} SR	-40	-	170	°C	

1) 热复位后, t_M 不会重新启动, 而是从上次转换开始测量。

表 3-22 DTS 核心

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Measurement time for each conversion ¹⁾	t_M CC	-	-	2.7	ms	Measured from cold power-on reset release
Temperature difference between on chip temperature sensors	ΔT CC	-3	-	3	°C	
Calibration reference accuracy	T_{CALACC} CC	-2	-	2	°C	calibration points @ $T_J = -40^\circ\text{C}$ and $T_J = 127^\circ\text{C}$
Accuracy over temperature range	T_{NL} CC	-2	-	2	°C	T_{CALACC} has to be added in addition
DTS temperature range	T_{SR} SR	-40	-	170	°C	

1) 热复位后, t_M 不会重新启动, 而是从上次转换开始测量。

3.10 电源电流

下面定义的总电源电流由漏电流和开关分量组成。

应用相关值通常低于下表给出的值，并且取决于客户的系统工作条件（例如热连接或使用的应用配置）。

下表中参数的工作条件为：

实际（现实）功率模式定义了以下条件：

- $T_j = 150\text{ }^{\circ}\text{C}$
- $f_{\text{SRI}} = f_{\text{CPUx}} = 200\text{ MHz}$
- $f_{\text{SPB}} = f_{\text{STM}} = 100\text{ MHz}$
- $V_{\text{DD}} = 1.275\text{ V}$
- $V_{\text{DDP3}} / \text{FLEX} = 3.366\text{ V}$
- $V_{\text{EXT}} / \text{EVRSB} = V_{\text{DDM}} = 5.1\text{ V}$
- 一个核心激活，无需锁步核心（IPC=0.6）
- 以下外围设备处于非活动状态：HSM、FCE 和 MTU
- 最大功率模式定义了以下条件：
- $T_j = 150\text{ }^{\circ}\text{C}$
- $f_{\text{SRI}} = f_{\text{CPUx}} = 300\text{ MHz}$
- $f_{\text{GTM}} = 200\text{ MHz}$
- $f_{\text{SPB}} = f_{\text{STM}} = f_{\text{BAUD1}} = f_{\text{BAUD2}} = f_{\text{ASCLINx}} = 100\text{ MHz}$
- $V_{\text{DD}} = 1.375\text{ V}$
- $V_{\text{DDP3}} / \text{FLEX} = 3.63\text{ V}$
- $V_{\text{EXT}} / \text{EVRSB} = V_{\text{DDM}} = 5.5\text{ V}$
- 所有核心都激活，包括1个锁步核心（IPC=1.2）
- 以下模块为非激活：MTU

表 3-23 电流消耗

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Σ Sum of I_{DD} core and peripheral supply currents (incl. $I_{\text{DDPORST}} + \Sigma I_{\text{DDCx0}} + \Sigma I_{\text{DDCxx}} + I_{\text{DDGTM}} + I_{\text{DDSB}}$)	$I_{\text{DDRAIL}}^{\text{CC}}$	-	-	300 ¹⁾	mA	max power pattern; valid for Feature Package L, and LP products; $f_{\text{SRI}} = f_{\text{CPU}} = 300\text{ MHz}$.
		-	-	220	mA	real power pattern; valid for Feature Package L, and LP products; $f_{\text{SRI}} = f_{\text{CPU}} = 200\text{ MHz}$.

电气规格 电源电流

表 3-23 电流消耗 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
I_{DD} core current during active power-on reset (PORST pin held low). Leakage current of core domain. ²⁾	$I_{DDPORST}$ CC	-	-	47	mA	$V_{DD} = 1.275V$; $T_J = 125^\circ C$; valid for Feature Package L, and LP products
		-	-	81	mA	$V_{DD} = 1.275V$; $T_J = 150^\circ C$; valid for Feature Package L, and LP products
		-	-	105	mA	$V_{DD} = 1.275V$; $T_J = 160^\circ C$; valid for Feature Package L, and LP products
		-	-	125	mA	$V_{DD} = 1.275V$; $T_J = 165^\circ C$; valid for Feature Package L, and LP products
Σ Sum of I_{DDP3} 3.3 V supply currents	$I_{DDP3RAIL}$ CC	-	-	35	mA	max power pattern incl. Flash read current and Dflash programming current.
		-	-	26 ³⁾	mA	real power pattern incl. Flash read current and Dflash programming current.
Σ Sum of external I_{EXT} supply currents (incl. $I_{EXTFLEX} + I_{EVRSB} + I_{EXTLVDS}$)	$I_{EXTRAIL}$ CC	-	-	44	mA	max power pattern
		-	-	39	mA	real power pattern
I_{EXT} and I_{FLEX} supply current	$I_{EXTFLEX}$ CC	-	-	11 ²⁾⁴⁾	mA	real power pattern with port activity absent; PORST output inactive.
I_{EVRSB} supply current ²⁾	I_{EVRSB} CC	-	-	8.5	mA	real power pattern; PMS/EVR module current considered without SCR and Standby RAM during RUN mode.
Σ Sum of external I_{DDM} supply currents (incl. $I_{DDMEVADC} + I_{DDMEDSADC}$)	I_{DDM} CC	-	-	6	mA	real power pattern

电气规格 电源电流

表 3-23 电流消耗 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Σ Sum of all currents (incl. $I_{\text{EXTRAIL}} + I_{\text{DDMRail}} + I_{\text{DDx3RAIL}} + I_{\text{DD}}$)	$I_{\text{DDTOT}}^{\text{CC}}$	-	-	291	mA	real power pattern; valid for Feature Package L, and LP products; fSRI=fCPU=200 MHz.
		-	-	391	mA	max power pattern; valid for Feature Package L, and LP products; fSRI=fCPU=300 MHz.
Σ Sum of all currents with DC-DC EVRC regulator active ⁵⁾	$I_{\text{DDTOTDC3}}^{\text{CC}}$	-	-	200	mA	real power pattern; valid for Feature Package L, and LP products; fSRI=fCPU=200 MHz; EVR SCDCDC active; $V_{\text{EXT}} = 3.3\text{V}$
Σ Sum of all currents with DC-DC EVRC regulator active ⁵⁾	$I_{\text{DDTOTDC5}}^{\text{CC}}$	-	-	170	mA	real power pattern; valid for Feature Package L, and LP products; fSRI=fCPU=200 MHz; EVR SCDCDC active; $V_{\text{EXT}} = 5\text{V}$
Σ Sum of all currents (SLEEP mode) ²⁾	$I_{\text{SLEEP}}^{\text{CC}}$	-	-	25	mA	All CPUs in idle, All peripherals in sleep, $f_{\text{SRI/SPB}} = 1\text{ MHz}$ via LPDIV divider; $T_{\text{J}} = 25^{\circ}\text{C}$
Σ Sum of all currents (STANDBY mode) drawn at V_{EVRSB} supply pin ⁶⁾	$I_{\text{STANDBY}}^{\text{CC}}$	-	-	130 ⁷⁾	μA	32 kB Standby RAM block active. SCR inactive. Power to remaining domains switched off. $T_{\text{J}} = 25^{\circ}\text{C}$; $V_{\text{EVRSB}} = 5\text{V}$
Maximum power dissipation ⁸⁾	PD_{SR}	-	-	860	mW	max power pattern; valid for Feature Package L, and LP products; fSRI=fCPU=300 MHz.
		-	-	600	mW	real power pattern; valid for Feature Package L, and LP products; fSRI=fCPU=200 MHz.

电气规格 电源电流

- 1) 在 $T_j=165^{\circ}\text{C}$ 时, $I_{DD\text{RAIL}}$ 的最大功率模式条件限制为 390 mA。
- 2) 限值是根据实际功率模式 ($V_{DD}=1.275\text{V}$) 定义的。对于最大功率模式, 限值必须乘以系数 1.22。
- 3) 实际的 Pflash 读取模式, Pflash 带宽利用率为 50%, 代码混合为 50% 的 0 和 50% 的 1。使用至少 100nF 的公共去耦电容 (V_{DDP3})。在 3.3 V 电源下以突发模式连续进行 Dflash 编程, 并并行进行实际的 Pflash 读取访问。相应闪存模块的擦除电流小于 V_{DDP3} 引脚上的相应编程电流。编程和擦除闪存可能会产生高达 45 mA / 20 ns 的瞬态电流尖峰。由去耦电容器和缓冲电容器处理。此参数与外部电源容量设计有关, 与热设计无关。
- 4) 电流消耗仅包括最小的端口活动。
- 5) 从外部稳压器汲取的总电流是根据 72% EVRC SMPS 稳压器效率估算的。IDDTOTDCx 是使用缩放的核心电流 $[(I_{DD} \times V_{DD}) / (V_{in} \times \text{Efficiency})]$ 根据 IDDTOT 计算得出的, 并构成所有其他轨电流和 I_{DDM} 。
- 6) 同样的电流限制也适用于其他功率模式。
- 7) Σ 运行模式下 $V_{EVR\text{SB}}$ 电源引脚上所有电流的总和小于 ($I_{EVR\text{SB}} + 4 \text{ mA}$ 待机 RAM 电流 + I_{SCRSB} (如果 SCR 处于活动状态))。建议在此引脚上至少使用 100 nF 去耦电容。32kB 待机 SRAM 对 $I_{STANDBY}$ 电流贡献小于 10uA。
- 8) 仅当所有电源均由外部供电且不包含 EVR33 和 EVRC 的功率损耗时, 这些值才有效。

表3-24 模块电流消耗

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
I_{DDP3} supply current for programming of a Pflash or Dflash bank ¹⁾	$I_{DDP3\text{PROG}}$ CC	-	-	25	mA	Pflash 3.3V programming current adder when using external 3.3V supply.
		-	-	9 ²⁾	mA	Pflash 3.3V programming current adder when using external 5V supply.
Σ Sum of external I_{DDM} supply currents (incl. $I_{DDMEVADC} + I_{DDMEDSADC}$)	I_{DDM} CC	-	-	6	mA	real power pattern; current for EVADC modules; 2 EVADC modules active.
		-	-	12 ³⁾	mA	max power pattern; current for EVADC modules only; 4 EVADC modules active.
I_{DDP3} supply current for erasing of a Pflash or Dflash bank	$I_{DDP3\text{ERASE}}$ CC	-	-	25	mA	Pflash 3.3V erasing current adder when using external 3.3V supply.

电气规格 电源 电流

表 3-24 模块电流消耗 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCR 8-bit Standby Controller current incl. PMS in STANDBY Mode drawn at V_{EVRB} supply pin	I_{SCRSB}^{CC}	-	-	7	mA	SCR power pattern incl. PMS current consumption with fback clock active; $f_{SYS_SCR} = 20\text{MHz}$; $T_J = 150^\circ\text{C}$
		-	0.150	-	mA	SCR power pattern incl. PMS current consumption with fback inactive; $f_{SYS_SCR} = 70\text{kHz}$; $T_J = 25^\circ\text{C}$
SCR 8-bit Standby Controller CPU in IDLE mode ⁴⁾	$I_{SCRIDLE}^{CC}$	-	-	3.5	mA	real power pattern. CPU set into idle mode.

- 1) 同样的电流限制也适用于其他功率模式
- 2) 在 5V 电压下对 Pflash 进行编程期间, VEXT 电源轨上会额外消耗 2 mA 电流。
- 3) 单个 VADC 单元消耗大约 1.3 毫安的电流。
- 4) 限值是根据实际功率模式 ($V_{DD} = 1.275\text{V}$) 定义的。对于最大功率模式, 限值必须乘以系数 1.22。

表 3-25 模块核心电流消耗

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
I_{DD} core current of CPUx main core with CPUx lockstep core inactive	I_{DDCx0}^{CC}	-	-	70	mA	max power pattern; $f_{CPU} = 300\text{MHz}$; $IPC = 1.2$
		-	-	45	mA	real power pattern; $f_{CPU} = 300\text{MHz}$; $IPC = 0.6$
I_{DD} core current of CPUx main core with CPUx lockstep core active	I_{DDCxX}^{CC}	-	-	$I_{DDCx0} + 50$	mA	max power pattern; $f_{CPU} = 300\text{MHz}$; $IPC = 1.2$
		-	-	$I_{DDCx0} + 40$	mA	real power pattern; $f_{CPU} = 300\text{MHz}$; $IPC = 0.6$
I_{DD} core current added by GTM	I_{DDGTM}^{CC}	-	-	48	mA	max power pattern
		-	-	30	mA	real power pattern; 2xTIMx, 2xTOMx & 1x ATOMx active at 100MHz.
I_{DD} core current added by HSM	I_{DDHSM}^{CC}	-	-	20 ¹⁾	mA	max power pattern; HSM running at 100MHz.

电气规格 电源基础结构和电源启动

表 3-25 模块核心电流消耗 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
I_{DD} core dynamic current added by LBIST	$I_{DDLBI\text{ST}} CC$	-	-	200 ²⁾	mA	LBIST Configuration A; $1.2V \leq V_{DD}$
I_{DD} core dynamic current added by MBIST	$I_{DDMBI\text{ST}} CC$	-	-	200	mA	Non Destructive Test (4N) on all RAMs sequentially; fMBIST = 300MHz; tMBIST < 6ms.

- 1) 电流消耗包括基本 HSM 活动，包括 AES 模块。
- 2) LBIST 可在启动阶段执行，也可由应用软件触发。在 LBIST 执行时间 (t_{LBIST}) 内，二次电压监控器处于非活动状态。在启动阶段，外部提供的 V_{DD} 电压必须等于或大于 1.2V (V_{DD} 标称 - 4%)，以确保静态准确性。
如果 V_{DD} 由 EVRC 内部供电，则 EVRC 确保不违反 V_{DD} 的 1.2V 静态欠压限制。

3.10.1 计算 1.25 V 电流消耗

1.25 V 电源轨的电流消耗由两部分组成：

- 静态电流消耗
- 动态电流消耗

静态电流消耗与器件温度 T_J 相关，动态电流消耗取决于配置的时钟频率和执行的软件应用程序。需要将这两部分相加才能得到轨电流消耗。

(3.1)

$$I_0 = 0,92 \left[\frac{\text{mA}}{\text{C}} \right] \times e^{0,0265 \times T_J[\text{C}]}$$

(3.2)

$$I_0 = 0,128 \left[\frac{\text{mA}}{\text{C}} \right] \times e^{0,0417 \times T_J[\text{C}]}$$

公式 (3.1) 定义典型的静态电流消耗和**公式 (3.2)** 定义最大静态电流消耗。这两个函数均在 $V_{DD} = 1.275 \text{ V}$ 时有效。

3.11 电源基础结构和电源启动

3.11.1 供电上升和下降行为

电源轨的启动斜率应符合 SR（见表 3-29 电源斜坡）。

3.11.1.1 单电源模式 (a)




图 3-2 单电源模式 (a) - V_{EXT} (5 V) 单电源

V_{EXT} = 5 V 单电源模式。 V_{DD} 和 V_{DDP3} 由内置的 EVRC 和 EVR33 稳压器从内部产生。

- 在基本基础结构和 EVRx 稳压器启动阶段 (T0 至 T2)，从外部稳压器 (dI_{EXT}/dt) 吸取电流的速率受到限制，最大为 100 mA，稳定时间为 100 μ s。电源轨的启动斜率应符合参数 SR，斜率定义为 0% 至 100% 电压电平之间的最大切向斜率。实际波形可能不同于规格书。

电气规格 电源基础结构和电源启动

- 此外，还确保在固件启动阶段（T3 至 T4）从稳压器吸取的电流（dIDD/dt）限制为最大 100 mA，稳定时间为 100 μ s。
- 当 PORST（输入）或 PORST（输出）激活/置位时，PORST 激活/置位。
- PORST（输入）有效意味着外部设备可通过将 PORST 引脚拉低，使复位保持有效。建议保持 PORST（输入）有效，直到外部电源电压高于相应的主复位阈值。
- PORST（输出）有效意味着 μ C 在内部发出复位信号并将 PORST 引脚驱动至低电平，从而将复位信号传播至外部设备。当三个电源域（ V_{DD} 、 V_{DDP3} 或 V_{EXT} ）中至少有一个违反其主要欠压复位阈值时， μ C 会发出 PORST 置位（输出）信号。当所有电源均高于其主要复位阈值，且基本电源和时钟基础设施可用时， μ C 会发出 PORST 不置位（输出）信号。在 T3 复位释放期间，预计负载跳变高达 150 mA_o（dIDD）的预期。
- 电源时序如图 3-2 所示
 - T1 至 T2 指的是外部电源逐渐升高，基本电源和时钟基础设施组件可用这段时间。此时，带隙和内部时钟源启动。电源模式根据 HWCFG[1:2,4,5,6] 和 TESTMODE 引脚进行评估。这些事件在 T1 时 LVD 复位释放后触发，此时 V_{EXT} 和 V_{EVR3B} 电源轨已达到 VLVD RST5 电平，内部预稳压器 VDDPD 电压已达到 VLVD RSTC 电平。
 - T2 指的是 EVRC 和 EVR33 稳压器软启动的时间点。PORST（输入）对 EVR33 或 EVRC 输出没有任何影响，尽管 PORST 已置位且器件处于复位状态，稳压器仍会继续产生相应的电压。产生的电压本身在 tSTR 时间内遵循软上升趋势，以避免过冲。
 - T3 指的是所有电源都高于其主要复位阈值（由 VRST5、VRST33 和 VRSTC 供电电压水平表示）的时间点。EVRC 和 EVR33 稳压器已经启动。PORST（输出）不置位，并且 HWCFG[3:5] 引脚被 SCU 锁存在 PORST 上升沿。固件执行已启动。T1 和 T3 之间的时间记录为 tEVRstartup。
 - T4 指的是固件执行完成并且用户代码以 CPU0 的默认频率 100 MHz 开始执行的时间点。T0 和 T4 之间的时间记录为 tBP。
 - T5 指的是斜坡下降阶段期间至少一个外部提供或生成的电源（ V_{DD} 、 V_{DDP3} 或 V_{EXT} ）降至其各自的初级欠压复位阈值以下的时间点。

3.11.1.2 单电源模式 (e)




图 3-3 单电源模式 (e) - (V_{EXT} 和 V_{DDP3}) 3.3V 单电源

$V_{EXT} = V_{DDP3} = 3.3V$ 单电源模式。 V_{DD} 由 EVRC 稳压器内部产生。


- 从外部稳压器汲取电流的速率 (dI_{EXT}/dt) 在启动阶段被限制为最大 100 mA，建立时间为 100 μs 。供电轨道的启动转换速率应符合 SR 标准。斜率定义为 0% 至 100% 电压电平之间的最大切向斜率。实际波形可能不同于规格书。
- 当 PORST (输入) 或 PORST (输出) 激活/置位时，PORST 激活/置位。
- PORST (输入) 有效意味着外部设备可通过将 PORST 引脚拉低，使复位保持有效。建议保持 PORST (输入) 有效，直到外部电源电压高于相应的主复位阈值。
- PORST (输出) 有效意味着 μC 在内部发出复位信号并将 PORST 引脚驱动至低电平，从而将复位信号传播至外部设备。当三个电源域 (V_{DD} 、 V_{DDP3} 或 V_{EXT}) 中至少有一个违反其主要欠压复位阈值时， μC 会发出 PORST 置位 (输出) 信号。当所有电源均高于其主要复位阈值，且基本电源和时钟基础设施可用时， μC 会发出 PORST 不置位 (输出) 信号。在 T3 复位释放期间，预计负载跳变高达 150 mA (dI_{DD})。

电气规格 电源基础结构和电源启动

- 电源时序如图 3-3 列举如下
 - T1 至 T2 指的是外部电源逐渐升高，基本电源和时钟基础设施组件可用这段时间。此时，带隙和内部时钟源启动。电源模式根据 HWCFG[1:2,4,5,6] 和 TESTMODE 引脚进行评估。这些事件在 T1 时 LVD 复位释放后触发，此时 V_{EXT} 和 VEVR SB 电源轨已达到 VLVD RST5 电平，内部预稳压器 VDDPD 电压已达到 VLVD RSTC 电平。
 - T2 指的是 EVRC 稳压器软启动开始的时间点。PORST（输入）对 EVRC 输出没有任何影响，尽管 PORST 已置位且设备处于复位状态，稳压器仍会继续产生相应的电压。产生的电压本身在 tSTR 时间内遵循软上升趋势，以避免过冲。
 - T3 指的是所有电源都高于其主要复位阈值（由 VRST5、VRST33 和 VRSTC 供电电压水平表示）的时间点。EVRC 稳压器已启动。PORST（输出）不置位，并且 HWCFG[3:5] 引脚被 SCU 锁存在 PORST 上升沿。固件执行已启动。T1 和 T3 之间的时间记录为 tEVRstartup。
 - T4 指的是固件执行完成并且用户代码以 CPU0 的默认频率 100 MHz 开始执行的时间点。T0 和 T4 之间的时间记录为 tBP。
 - T5 指的是斜坡下降阶段期间至少一个外部提供或生成的电源（ V_{DD} 、 V_{DDP3} 或 V_{EXT} ）降至其各自的初级欠压复位阈值以下的时间点。

电气规格 电源基础结构和电源启动

3.11.1.3 外部供电模式 (d)


图 3-4 外部供电模式 (d) - V_{EXT} 和 V_{DD} 外部供电

$V_{EXT} = 5\text{ V}$ 且 V_{DD} 电源由外部供电。3.3V 由 EVR33 稳压器内部产生。

- 外部电源 V_{EXT} 和 V_{DD} 的电压上升或下降可能彼此独立，其起始时间、上升时间和下降时间均不受影响。电源轨的启动转换速率应符合 SR 标准。斜率定义为 0% 至 100% 电压范围内的最大切线斜率。实际斜率可能与规范不符。预计在启动过程中， V_{EXT} 的电压上升早于 V_{DD} 。如果 V_{DD} 电压轨的电压上升早于 V_{EXT} ；启动期间 V_{DD} 供电过冲应限制在工作电压范围内。

电气规格 电源基础结构和电源启动

- 从外部稳压器汲取电流的速率 (dI_{EXT}/dt 或 dI_{DD}/dt) 在启动阶段被限制为最大 100 mA，建立时间为 100 μ s。
- 当 PORST（输入）或 PORST（输出）激活/置位时，PORST 激活/置位。
- PORST（输入）有效意味着外部设备可通过将 PORST 引脚拉低，使复位保持有效。建议保持 PORST（输入）有效，直到外部电源电压高于相应的主复位阈值。
- PORST（输出）有效意味着 μ C 在内部发出复位信号并将 PORST 引脚驱动至低电平，从而将复位信号传播至外部设备。当三个电源域 (V_{DD} 、 V_{DDP3} 或 V_{EXT}) 中至少有一个违反其主要欠压复位阈值时， μ C 会发出 PORST 置位（输出）信号。当所有电源均高于其主要复位阈值，且基本电源和时钟基础设施可用时， μ C 会发出 PORST 不置位（输出）信号。在 T3 复位释放期间，预计负载跳变高达 150 mA (dI_{DD})。
- 电源时序如图 3-4 列举如下
 - T1 至 T2 指的是外部电源逐渐升高，基本电源和时钟基础设施组件可用这段时间。此时，带隙和内部时钟源启动。电源模式根据 HWCFG[1:2,4,5,6] 和 TESTMODE 引脚进行评估。这些事件在 T1 时 LVD 复位释放后触发，此时 V_{EXT} 和 $VEVRSB$ 电源轨已达到 $VLVDRST5$ 电平，内部预稳压器 $VDDPD$ 电压已达到 $VLVDRSTC$ 电平。
 - T2 指的是 EVR33 稳压器软启动开始的时间点。PORST（输入）对 EVR33 输出没有任何影响，尽管 PORST 已置位且设备处于复位状态，稳压器仍会继续产生相应的电压。产生的电压本身在 t_{STR} 时间内遵循软上升趋势，以避免过冲。
 - T3 指的是所有电源都高于其主要复位阈值（由 $VRST5$ 、 $VRST33$ 和 $VRSTC$ 供电电压水平表示）的时间点。EVR33 稳压器已启动。PORST（输出）不置位，并且 HWCFG[3:5] 引脚被 SCU 锁存在 PORST 上升沿。固件执行已启动。T1 和 T3 之间的时间记录为 $t_{EVRstartup}$ 。
 - T4 指的是固件执行完成并且用户代码以 CPU0 的默认频率 100 MHz 开始执行的时间点。T0 和 T4 之间的时间记录为 t_{BP} 。
 - T5 指的是斜坡下降阶段期间至少一个外部提供或生成的电源 (V_{DD} 、 V_{DDP3} 或 V_{EXT}) 降至其各自的初级欠压复位阈值以下的时间点。

3.11.1.4 外部供电模式 (h)




图 3-5 外部供电模式 (h) - V_{EXT} 、 V_{DDP3} 和 V_{DD} 外部供电

所有电源，即 V_{EXT} 、 V_{DDP3} 和 V_{DD} 均由外部供电。

- 外部电源 V_{EXT} 、 V_{DDP3} 和 V_{DD} 的启动、上升和下降时间可能彼此独立。电源轨的启动转换速率应符合 SR 标准。斜率定义为 0% 至 100% 电压范围内的最大切线斜率。实际斜率可能与规格不符。预计在启动过程中， V_{EXT} 的上升速度将早于 V_{DDP3} 和 V_{DD} 电源轨。如果电压较低的电压轨在 V_{EXT} 之前逐渐升高；则在启动期间 V_{DD} 和 V_{DDP3} 的电源过冲应限制在各自的工作电压范围内。

电气规格 电源基础结构和电源启动

- 从外部稳压器汲取电流的速率 (dI_{EXT}/dt , dI_{DD}/dt 或 dI_{DDP3}/dt) 在启动阶段被限制为最大 100 mA, 建立时间为 100 μ s。
- 当 PORST (输入) 或 PORST (输出) 激活/置位时, PORST 激活/置位。
- PORST (输入) 有效意味着外部设备可通过将 PORST 引脚拉低, 使复位保持有效。建议保持 PORST (输入) 有效, 直到外部电源电压高于相应的主复位阈值。
- PORST (输出) 有效意味着 μ C 在内部发出复位信号并将 PORST 引脚驱动至低电平, 从而将复位信号传播至外部设备。当三个电源域 (V_{DD} 、 V_{DDP3} 或 V_{EXT}) 中至少有一个违反其主要欠压复位阈值时, μ C 会发出 PORST 置位 (输出) 信号。当所有电源均高于其主要复位阈值, 且基本电源和时钟基础设施可用时, μ C 会发出 PORST 不置位 (输出) 信号。在 T3 复位释放期间, 预计负载跳变高达 150 mA (dI_{DD})。
- 电源时序如图 3-5 列举如下
 - T1 至 T3 指的是外部电源逐渐升高, 基本电源和时钟基础设施组件可用这段时间。此时, 带隙和内部时钟源启动。电源模式根据 HWCFG[1:2,4,5,6] 和 TESTMODE 引脚进行评估。这些事件在 T1 时 LVD 复位释放后触发, 此时 V_{EXT} 和 V_{EVRSB} 电源轨已达到 $V_{LVDRST5}$ 电平, 内部预稳压器 V_{DDPD} 电压已达到 $V_{LVDRSTC}$ 电平。
 - T3 指的是所有电源都高于其主要复位阈值 (由 V_{RST5} 、 V_{RST33} 和 V_{RSTC} 供电电压水平表示) 的时间点。PORST (输出) 不置位, 并且 HWCFG[3:5] 引脚被 SCU 锁存在 PORST 上升沿。固件执行已启动。
 - T4 指的是固件执行完成并且用户代码以 CPU0 的默认频率 100 MHz 开始执行的时间点。T0 和 T4 之间的时间记录为 t_{BP} 。
 - T5 指的是斜坡下降阶段期间至少一个外部提供或生成的电源 (V_{DD} 、 V_{DDP3} 或 V_{EXT}) 降至其各自的初级欠压复位阈值以下的时间点。

电气规格 复位时序

3.12 复位时序

表 3-26 复位

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Application Reset Boot Time	$t_{B\ CC}$	-	-	400	μs	operating with max. frequencies, with valid BMI header
System Reset Boot Time	$t_{BS\ CC}$	-	-	1.1	ms	RAM initialization and HSM boot time are not included, with valid BMI header
Cold Power on Reset Boot Time ¹⁾	$t_{BP\ CC}$	-	-	3.1	ms	$dVEXT/dT=1V/ms$. $VEXT>VLVD RST5$. Boot time after Cold PORST including EVR ramp-up and Firmware execution time; RAM initialization and HSM boot time are not included.
		-	-	1.6	ms	Firmware execution time after PORST release without EVR ramp-up; RAM initialization and HSM boot time is not included
Minimum cold PORST reset hold time in case of power fail event issued by EVR primary monitors	$t_{EVRPOR\ CC}$	10 ²⁾	-	-	μs	
PMS Infrastructure, EVRC and EVR33 overall start-up time till cold PORST reset release	$t_{EVRstartup\ CC}$	-	-	1	ms	$dV/dT=1V/ms$. EVRC and EVR33 active
Minimum PORST active hold time externally after power supplies are stable at operating levels after start-up	$t_{POA\ SR}$	1 ³⁾	-	-	ms	
Configurable PORST digital filter delay in addition to analog pad filter delay	$t_{PORSTDF\ CC}$	600	-	1200	ns	
Warm Reset Sequencing Delay	$t_{WARMRSTSEQ\ CC}$	-	-	180	μs	
HWCFG pins hold time from ESR0 rising edge	$t_{HDH\ CC}$	$16 / f_{SPB}$	-	-	ns	

电气规格 复位时序

表 3-26 复位 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
HWCFG pins setup time to ESR0 rising edge	t_{HDS} CC	0	-	-	ns	
Ports inactive after ESR0 reset active	t_{PI} CC	$8000/f_{BAC}$ KT	-	$18000/f_{BA}$ CKT	s	
Ports inactive after PORST reset active	t_{PIP} CC	-	-	160	ns	
Hold time from PORST rising edge	t_{POH} SR	150	-	-	ns	
Setup time to PORST rising edge	t_{POS} SR	0	-	-	ns	
Warm PORST reset boot time	t_{BWP} CC	-	-	1.5	ms	without RAM initialization
LBIST execution time extending the boot time	t_{LBIST} CC	-	-	6	ms	LBIST Configuration A; $1.2V \leq V_{DD}$
SCR reset boot time	t_{SCR} CC	-	-	5	μ s	User Mode 0
		-	-	16	μ s	User Mode 1
		-	13.3	-	μ s	WDT double bit ECC, soft reset
Minimum external supplies hold time after warm reset assertion	$t_{SUPHOLD}$ CC	-	-	250	μ s	external supplies are V_{EVRSB} , V_{EXT} , V_{FLEX} , V_{DDM} , V_{DDP3} and V_{DD}

- 1) RAM 初始化另外增加 500 μ s。
- 2) 冷 PORST 复位由 uC 驱动，并维持在 VDDPPA 限制和绝对最大额定电压 V_{EXT}/V_{EVRSB} 限制之间的扩展电压范围内。
- 3) 电源上升或电源恢复时的复位释放被延迟了 1.5% (默认值) 的电压滞回，该电压滞回高于 V_{EXT} 、 V_{DDP3} 和 V_{DD} 轨上实施的欠压复位限值。这种机制有助于避免在电源缓慢上升期间，由于复位释放时降压/电流跳跃而导致的多个连续的冷 PORST 事件。

电气规格 复位时序




图 3-6 电源、焊盘和复位时序

3.13 EVR

表 3-27 EVR33 LDO

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input voltage range	$V_{IN\ SR}$	3.60 ¹⁾	-	5.50	V	Normal RUN mode
		2.97 ²⁾	-	5.50	V	Low voltage cranking mode
Output voltage operational range including load/line regulation and aging ³⁾	$V_{OUT\ CC}$	2.97	3.3	3.63	V	Normal RUN mode
		2.60	3.3	3.63	V	Low voltage cranking mode; $I_{DDP3}=50mA$
Output V_{DDX3} static voltage accuracy after trimming and aging without dynamic load/line regulation.	$V_{OUTT\ CC}$	3.225	3.3	3.375	V	Normal RUN mode
		2.78	3.3	3.375	V	Low voltage cranking mode; $I_{DDP3}=50mA$
Output buffer capacitance on V_{OUT}	$C_{OUT\ SR}$	1.45	2.2	3	μF	
Output buffer capacitor ESR	$C_{OUTESR\ SR}$	-	-	100 ⁴⁾	mOhm	$f > 0.5MHz$; $f < 10MHz$
Maximum output current of the regulator	$I_{MAX\ CC}$	60 ⁵⁾	-	-	mA	Normal RUN mode
Startup time	$t_{STR\ CC}$	-	500	1000	μs	Normal RUN mode
External V_{IN} supply ramp ⁶⁾	$dV_{in}/dt\ SR$	-	1	-	V/ms	
Ripple on Output Voltage	$\Delta V_{OUTTC\ CC}$	-	-	33	mV	$V_{EXT} \geq 2.97V$; $V_{EXT} \leq 5.5V$; $I_{OUTTC} \geq 10mA$; $I_{OUTTC} \leq 60mA$; $\Delta V_{OUTTC} = (\text{peak to peak ripple} / 2)$
Load step response ⁷⁾	$dV_{out}/dI_{out\ CC}$	-165	-	-	mV	Normal RUN mode; $dI=10$ to $60mA$; $dt=20ns$; $T_{settle}=20us$
		-	-	165	mV	Normal RUN mode; $dI=60$ to $10mA$; $dt=20ns$; $T_{settle}=20us$
		-180	-	-	mV	Low voltage cranking mode; $dI=10$ to $50mA$; $dt=20ns$; $T_{settle}=20us$
		-	-	180	mV	Low voltage cranking mode; $dI=50$ to $10mA$; $dt=20ns$; $T_{settle}=20us$

表 3-27 EVR33 LDO (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Line step response	dV_{out}/dV_{in} CC	-	-	40	mV	$dV_{in}/dT=1V/ms$; $dV=3.6$ to $5V$; $I_{MAX}=60mA$
		-40	-	-	mV	$dV_{in}/dT=1V/ms$; $dV=5$ to $3.6V$; $I_{MAX}=60mA$
		-	-	280	mV	$dV_{in}/dT=50V/ms$; $dV=3.6$ to $5V$; $I_{MAX}=60mA$
		-165	-	-	mV	$dV_{in}/dT=50V/ms$; $dV=5$ to $3.6V$; $I_{MAX}=60mA$

- 1) 最小输入电压中包含 300mV 的最大传输器件压差，以确保正常运行期间传输器件的最佳性能。
- 2) VEXT 输入电压降到 2.97V，将导致 VDDP3 输出电压降到 2.6V，如果在此之前已经将Flash切换到低性能模式，那么是可以正常工作的。
- 3) 如果使用 EVR33，则不允许使用外部感应负载。
- 4) 还建议从引脚到 EVR 输出电容器的电源走线电阻小于 100 mOhm。应在 Cout 之前靠近引脚的位置放置一个 100nF 的附加去耦电容。
- 5) 在不使用 EVR33 的情况下，如果在电源上电时序中，3.3V 电压先于 5V 电压由外部稳压器供电，同时 5V VEXT 电压轨上存在有效漏极源时，则注入 3.3V VDDP3 电源轨的电流应限制在 500 mA 以内。
- 6) EVR 能够有效抵御 0 - 2.97 V 之间残余电压的上升。稳健性验证涵盖 0.5V/min 至 120V/ms 之间的 VEXT 电压斜坡范围。产生的电压本身在 tSTR 时间内遵循软上升趋势，以避免过冲。
- 7) 建立时间被定义为直到输出电压在单个器件平均值(VOUTT) 的+/-1% 范围内。

表 3-28 电源监视器

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Primary Undervoltage Reset threshold for V_{DDP3} before trimming ¹⁾	V_{RST33} CC	-	-	3.00	V	by reset release before EVR trimming on supply ramp-up
Primary undervoltage reset threshold for V_{DD} before trimming	V_{RSTC} CC	-	-	1.138	V	by reset release before trimming on supply ramp-up including 2 LSB voltage Hysteresis
V_{EXT} primary undervoltage monitor accuracy after trimming ²⁾	$V_{EXTPRIUV}$ CC	2.86	2.92	2.97	V	V_{EXT} = Undervoltage cold PORST Primary Monitor Threshold
V_{DDP3} primary undervoltage monitor accuracy after trimming ²⁾	$V_{DDP3PRIUV}$ CC	2.86 ³⁾	2.90	2.97	V	VDDP3 = Undervoltage cold PORST Primary Monitor Threshold
V_{DD} primary undervoltage monitor accuracy after trimming ²⁾	$V_{DDPRIUV}$ CC	1.08 ³⁾	1.105	1.125	V	VDD = Undervoltage cold PORST Primary Monitor Threshold

表 3-28 电源监视器 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
EVR primary monitor measurement latency for a new supply value	t_{PRIUV}^{CC}	-	-	300	ns	The supply ramp / line jump slope is limited to 50V/ms for V_{EXT} , V_{DDP3} and V_{DD} rails.
V_{EXT} , V_{DDM} & V_{EVRSB} secondary supply monitor accuracy after trimming ^{4) 5)}	V_{EXTMON}^{CC}	5.3	5.4	5.5	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=5.4V=EBh(U V)/ECh(OV). For BGA packages: EVRMONFILT.SWDFI L=1
		5.3	5.4	5.5	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=5.4V=EBh(U V)/ECh(OV). For QFP packages: EVRMONFILT.SWDFI L=2
		3.2	3.3	3.4	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=3.3V=90h(O V,UV). For BGA packages: EVRMONFILT.SWDFI L=1.
		3.2	3.3	3.4	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=3.3V=90h(O V,UV). For QFP packages: EVRMONFILT.SWDFI L=2
		4.5	4.6	4.7	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=4.6V=C8h(U V)/C9h(OV). For BGA packages: EVRMONFILT.SWDFI L=1

表 3-28 电源监视器 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
V_{EXT} , V_{DDM} & V_{EVR} secondary supply monitor accuracy after trimming (cont'd)	V_{EXTMON} CC	4.5	4.6	4.7	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=4.6V=C8h(UV)/C9h(OV). For QFP packages: EVRMONFILT.SWDFI L=2
		4.9	5.0	5.1	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=5V=D9h(UV)/DAh(OV). For BGA packages: EVRMONFILT.SWDFI L=1
		4.9	5.0	5.1	V	SWDxxVAL, VDDMxxVAL & SBxxVAL monitoring threshold=5V=D9h(UV)/DAh(OV). For QFP packages: EVRMONFILT.SWDFI L=2
V_{DDP3} secondary supply monitor accuracy after trimming ⁵⁾	$V_{DDP3MON}$ CC	2.97	3.035	3.1	V	EVR33xxVAL monitoring threshold=3.035V=CBh(UV)/CCh(OV). EVRMONFILT.EVR33 FIL = 3.
		3.235	3.30	3.365	V	EVR33xxVAL monitoring threshold=3.3V=DDh(OV, UV). EVRMONFILT.EVR33 FIL = 3.
		3.5	3.565	3.63	V	EVR33xxVAL monitoring threshold=3.565V=EEh(UV)/EFh(OV). EVRMONFILT.EVR33 FIL = 3.

表 3-28 电源监视器 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
V_{DD} & V_{DDPD} secondary supply monitor accuracy after trimming ⁵⁾	V_{DDMON}^{CC}	1.125	1.15	1.175	V	EVRCxxVAL & PRExxVAL monitoring threshold=1.15V=C7h(UV)/C8h(OV). EVRMONFILT.EVRCFI L = 1.
		1.225	1.25	1.275	V	EVRCxxVAL & PRExxVAL monitoring threshold=1.25V=D9h(OV ,UV). EVRMONFILT.EVRCFI L = 1.
		1.325	1.35	1.375	V	EVRCxxVAL & PRExxVAL monitoring threshold=1.35V=EAh(UV)/EBh(OV). EVRMONFILT.EVRCFI L = 1.
V_{EXT} LVD Primary undervoltage reset Monitor threshold	$V_{LVDRST5}^{CC}$	2.3	-	2.72	V	Power-down
		2.4	-	2.75	V	Power-up
V_{EVRSB} LVD Primary undervoltage reset Monitor threshold	$V_{LVDRST5B}^{CC}$	2.18	-	2.47	V	Power-down
		2.21	-	2.5	V	Power-up
V_{EXT} and V_{EVRSB} PBIST primary overvoltage Monitor threshold	V_{PBIST5}^{CC}	5.63	-	-	V	
Primary undervoltage reset threshold for V_{EXT} before trimming	V_{RST5}^{CC}	-	-	3.0	V	by last cold PORST release on supply ramp-up including voltage hysteresis.
EVR secondary monitor measurement latency for all 6 supply rails	t_{MON}^{CC}	-	-	3.2	μs	HPOSC and SHPBG bandgap trimmed. Filter inactive.

- 1) 电源上升时的复位释放在达到欠压复位阈值后会延迟 20-40 微秒的时间，并且电压滞回会高于欠压复位限值 1.5%。这种机制有助于避免在电源缓慢上升期间，由于复位释放时压降/电流跳跃而导致的多个连续的冷 PORST 事件。引脚的复位限制为 2.97V，适用于 EVR33 内部产生 3.3V 的情况。如果外部提供 3.3V 电源，则键合线压降将导致 VDDP3 引脚上电压达到 3.0V 就复位。
- 2) 监测器公差构成了带隙和 ADC 在工艺、电压和温度操作范围内的固有变化。VxxPRIUV 参数在生产过程中经过单独测试，与 VxxPRIUV 限值有 ±1% 的公差。所有电压均在引脚上测量。
- 3) VRSTxx 参数仅与第一次冷 PORST 释放相关。随后，在器件以完整性能使用之前，复位电平由固件调整并反映为 VxxPRIUV 参数。冷 PORST 通过所有主监视器上的电压滞回释放，以避免连续的 PORST 切换行为。
- 4) 如果应用程序使用 3.3V 单电源（单电源模式 (e)，即当 VEXT 与 VDDP3 短接时，建议在通道 VDDP3 上使用二次电源监控，因为 VDDP3MON 参数的精度更高。

5) 对于未提供监测器电压电平的条件，OV和UV阈值可以根据给定的点通过线性插值或外推生成。

表 3-29 电源斜坡

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
External V_{EXT} & V_{EVRSB} supply ramp-up and ramp-down slope 1) 2) 3)	dV_{EXT}/dt SR	8.3E-6	1	100	V/ms	
External V_{DDP3} supply ramp-up and ramp-down slope 1)3)	dV_{DDP3}/dt SR	8.3E-6	1	100	V/ms	
External V_{DD} supply ramp-up and ramp-down slope 1)3)	dV_{DD}/dt SR	8.3E-6	1	100	V/ms	
External V_{DDM} supply ramp-up and ramp-down slope 1)3)	dV_{DDM}/dt SR	8.3E-6	1	100	V/ms	

- 1) 该器件具有很强的抗残余电压上升能力，对于 VEXT、VEVRSB、VDDP3 和 VDDM，电压上升范围为 0 - 2.97 V，对于 VDD，电压上升范围为 0-1 V。稳健性验证涵盖 0.5V/min 至 120V/ms 之间的 VEXT 电压斜坡范围。
- 2) 在使用 EVR33 或 EVRC 的情况下也有效。产生的电压本身在 tSTR 时间内遵循软上升趋势，以避免过冲。
- 3) 斜率定义为 0% 至 100% 电压电平之间的最大切向斜率。实际波形可能不同于规格书。

TC33x/TC32x 允许最多 1000000 次电源循环，符合“电源斜坡”表中定义的限制，且对可靠性没有任何限制。

表 3-30 EVR13 SMPS

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input V_{EXT} voltage range	V_{IN} SR	2.97	-	5.5	V	
SMPS regulator output voltage range including load/line regulation and aging	V_{DDDC} CC	1.125	-	1.375	V	$V_{EXT} > 2.97V$; $I_{DDDC} = 10$ mA - IMAX; $f_{DCDC} = 1.85MHz$; untrimmed
SMPS regulator static voltage output accuracy after trimming without dynamic load/line regulation.	V_{DDDC} CC	1.225	1.25 ¹⁾	1.275	V	$V_{EXT} > 2.97V$; $I_{DDDC} = 10$ mA - IMAX; $f_{DCDC} = 1.85MHz$
Programmable switching frequency	f_{DCDC} SR	1.6	1.85	2.0	MHz	Nominal Start-up frequency is 1.85 MHz.

表 3-30 EVR13 SMPS (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Startup time	t_{STRDC} CC	-	-	1.1	ms	SCDCDC Start-up Mode. It is defined between VEXTPRIUV reset threshold upto nominal VDD setpoint voltage; $I_{DDSTART} < 170$ mA; $V_{DDSTART}$ overshoot < 75 mV; $dI_{EXTSTART} / dt < 100$ mA / 50us
Switching frequency modulation spread	Δf_{DCSPR} CC	-	10.74%	-	Hz	3 clock spreading @ nominal 1.85 MHz (54 clock Oversampling Factor)
Maximum ripple at I_{MAX}	ΔV_{DDDC} CC	-	-	12	mV	$\Delta V_{DDDC} = (\text{Peak to Peak ripple} / 2)$; $V_{EXT} = 3.3V \pm 10\%$; $I_{DDDC} = 10$ mA - I_{MAXSC} ; $f_{DCDC} = 1.85MHz$
		-	-	16	mV	$\Delta V_{DDDC} = (\text{Peak to Peak ripple} / 2)$; $V_{EXT} = 5V \pm 10\%$; $I_{DDDC} = 10$ mA - I_{MAXBYP} ; $f_{DCDC} = 1.85MHz$
No load current consumption of SMPS regulator	I_{DCNL} CC	-	-	1.8	mA	$f_{DCDC} = 1.85MHz$; $I_{DDDC} = 10$ mA - I_{SLEEP} ; $V_{EXT} > 2.97$ V; $T_J = 165^\circ C$
SMPS regulator load transient response	dV_{DDDC} / dI_{OUT} CC	-38	-	38	mV	$dI < \pm 100mA$; $f_{DCDC} = 1.85MHz$; $t_r = 0.1\mu s$; $t_f = 0.1\mu s$; $t_{settle} = 100\mu s$; $V_{DDDC} = 1.25V$; including ripple
		-50	-	75	mV	$dI < -200mA$; $f_{DCDC} = 1.85MHz$; $t_r = 0.1\mu s$; $t_f = 0.1\mu s$; $t_{settle} = 100\mu s$; $V_{DDDC} = 1.25V$; including ripple

表 3-30 EVR13 SMPS (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Maximum output current	$I_{MAX\ CC}$	400	-	-	mA	$IMAXBYP$; $V_{EXT} > 2.97V$; $V_{DD} = 1.125V$; $f_{DCDC} = 1.85MHz$; Bypass mode
		220 ²⁾	-	-	mA	$IMAXSC$; $V_{EXT} > 2.97V$; $V_{DD} = 1.125V$; $f_{DCDC} = 1.85MHz$; SC 1/2 mode with Bypass mode disabled.
		-	250	-	mA	$IMAXSC$; $V_{EXT} = 3.3V$; $V_{DD} = 1.25V$; $f_{DCDC} = 1.85MHz$; SC 1/2 mode with Bypass mode disabled.
SMPS regulator line transient response	$dV_{DDCT} / dV_{IN\ CC}$	-26	-	26	mV	$dV_{EXT}/dt=1V/ms$, $IDDC=10-400mA$, $t_{settle}<100\mu s$, including Ripple; $dV_{EXT} < 2.97 - 5.5V$
		-75	-	75	mV	$dV_{EXT}/dt=50V/ms$, $IDDC=10-400mA$, $t_{settle}<100\mu s$, including Ripple; $dV_{EXT} < 2.97 - 5.5V$
SMPS regulator efficiency	$\eta_{DC\ CC}$	-	72	-	%	$V_{EXT}=3.3V$; $I_{DDDC}=250mA$; $f_{DCDC}=1.85MHz$
		-	51	-	%	$V_{EXT}=3.3V$; $I_{DDDC}=400mA$; $f_{DCDC}=1.85MHz$
		-	42	-	%	$V_{EXT}=5V$; $I_{DDDC}=400mA$; $f_{DCDC}=1.85MHz$

1) 对于SCDCDC EVRC模式，应确保 VDD 输出引脚在PCB 电平上连接到所有其他 VDD 输入引脚。

2) 建议在使用 SCDCDC EVRC 时，将电流限制在最大值，以获得最高效率。如果电流过大且旁路模式激活，则应发出 EVR SRCSCDC 中断信号。

表 3-31 EVR13 SMPS 外部组件

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
External output capacitor value	$C_{OUT\ SR}$	8.84	13.6	18.36	μF	$I_{DDDC} = 10mA$ upto $IMAX$

1)

表 3-31 EVR13 SMPS 外部组件 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
External output capacitor ESR	C_{OUT_ESR} SR	-	-	25	mOhm	$f \geq 0.5\text{MHz}$; $f \leq 7\text{MHz}$
		-	-	100	Ohm	$f=100\text{Hz}$
External input capacitor value ¹⁾	C_{IN} SR	3.06	4.7	6.35	μF	$I_{DDDC} = 10\text{mA}$ upto IMAX
External input capacitor ESR	C_{IN_ESR} SR	-	-	25	mOhm	$f \geq 0.5\text{MHz}$; $f \leq 10\text{MHz}$
		-	-	100	Ohm	$f=100\text{Hz}$
External flying capacitor value ¹⁾	C_{FLY} SR	0.65	1 ²⁾	1.35	μF	$I_{DDDC} = 10\text{mA}$ upto IMAX
Flying capacitor ESR	C_{FLY_ESR} SR	-	-	25	mOhm	$f \geq 0.5\text{MHz}$; $f \leq 10\text{MHz}$
		-	-	100	Ohm	$f=100\text{Hz}$

1) 电容器最小-最大范围代表典型的 $\pm 35\%$ 公差，包括DC偏置效应。从电容器到电源或接地轨的走线电阻应限制为 25 mOhm。

2) 建议将飞跨电容放置在靠近引脚且没有过孔的位置，以使从引脚到电容器端子的布线阻抗最小化，小于 25mOhm。

电气规格系统锁相环 (SYS_PLL)

3.14 系统锁相环 (SYS_PLL)

表 3-32 PLL 系统

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DCO Input frequency range	$f_{REF} CC$	10	-	40	MHz	
Modulation Amplitude	$MA CC$	0	-	2	%	
Peak Period jitter	$DP CC$	-200	-	200	ps	without modulation (PLL output frequency)
Peak Accumulated Jitter	$D_{PP} CC$	-5	-	5	ns	without modulation
Total long term jitter	$J_{TOT} CC$	-	-	11.5	ns	including modulation; MA 1.25%; f_{REF} 20MHz
System frequency deviation	$f_{SYSD} CC$	-	-	0.01	%	with active modulation
DCO frequency range	$f_{DCO} CC$	400	-	800	MHz	
PLL lock-in time	$t_L CC$	4	-	100	μs	

注释：如果每个引脚的电容负载在最大驱动器和锐边的情况下不超过 $C_L = 20 \text{ pF}$ ，则指定的PLL 抖动值有效。

注释：电源电压上的最大峰峰值噪声限制为

噪声频率低于300 KHz时， $V_{pp} = 100 \text{ mV}$ ；噪声频率高于300 KHz时， $V_{pp} = 40 \text{ mV}$ 。这些条件可以通过在尽可能靠近电源引脚的位置适当阻断电源电压，并使用PCB 电源层和接地层来实现。

电气规格外设锁相环 (PER_PLL)

3.15 外设锁相环 (PER_PLL)

表 3-33 PLL 外设

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Peak Accumulated jitter at SYSCLK pin	$D_{PP} CC$	-1000	-	1000	ps	Peak only
Peak accumulated jitter	$D_{PPI} CC$	-700	-	700	ps	Peak only
RMS Accumulated jitter	$D_{RMS} CC$	-100	-	100	ps	measured over 1 μs ; $f_{REF} = 20 \text{ MHz}$ and $f_{DCO} = 640 \text{ MHz}$ or $f_{REF} = 25 \text{ MHz}$ and $f_{DCO} = 800 \text{ MHz}$
Peak Period jitter	$DP CC$	-200	-	200	ps	$f_{DCO} = 640 \text{ MHz}$ or $f_{DCO} = 800 \text{ MHz}$
Absolute RMS jitter (PLL out)	$J_{ABS10} CC$	-125	-	125	ps	$f_{REF} = 10 \text{ MHz}$; $f_{DCO} = 640 \text{ MHz}$
Absolute RMS jitter (PLL out)	$J_{ABS20} CC$	-85	-	85	ps	$f_{REF} = 20 \text{ MHz}$; $f_{DCO} = 640 \text{ MHz}$
Absolute RMS jitter (PLL out)	$J_{ABS25} CC$	-85	-	85	ps	$f_{REF} = 25 \text{ MHz}$; $f_{DCO} = 800 \text{ MHz}$
DCO frequency range	$f_{DCO} CC$	400	-	800	MHz	
DCO input frequency range	$f_{REF} CC$	10	-	40	MHz	
PLL lock-in time	$t_L CC$	4	-	100	μs	

注释：如果每个引脚的电容负载在最大驱动器和锐边的情况下不超过 $C_L = 20 \text{ pF}$ ，则指定的PLL 抖动值有效。

注释：电源电压上的最大峰峰值噪声限制为

噪声频率低于300 KHz时， $V_{pp} = 100 \text{ mV}$ ；噪声频率高于300 KHz时， $V_{pp} = 40 \text{ mV}$ 。这些条件可以通过在尽可能靠近电源引脚的位置适当阻断电源电压，并使用PCB 电源层和接地层来实现。

3.16 AC规格

所有AC参数均由[章节3.4](#)中定义的完整操作范围指定，除非在“注释/测试条件”栏中另有说明。

除非图中另有说明，否则时间定义遵循以下准则：




图 3-7 上升/下降时间的定义




图 3-8 时间基准点定义

电气规格 JTAG 参数

3.17 JTAG参数

以下参数适用于通过 JTAG 调试接口进行通信。JTAG模块完全符合IEEE1149.1-2000。

表 3-34 JTAG

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TCK clock period	t_1 SR	50	-	-	ns	
TCK high time	t_2 SR	10	-	-	ns	
TCK low time	t_3 SR	10	-	-	ns	
TCK clock rise time	t_4 SR	-	-	4	ns	
TCK clock fall time	t_5 SR	-	-	4	ns	
TDI/TMS setup to TCK rising edge	t_6 SR	6.0	-	-	ns	
TDI/TMS hold after TCK rising edge	t_7 SR	6.0	-	-	ns	
TDO valid after TCK falling edge (propagation delay)	t_8 CC	3.0	-	-	ns	$C_L \leq 20\text{pF}$
		-	-	25	ns	$C_L \leq 50\text{pF}$
TDO hold after TCK falling edge	t_{18} CC	2	-	-	ns	
TDO high impedance to valid from TCK falling edge	t_9 CC	-	-	25	ns	$C_L \leq 50\text{pF}$
TDO valid output to high impedance from TCK falling edge	t_{10} CC	-	-	25	ns	$C_L \leq 50\text{pF}$




图3-9 测试时钟时序 (TCK)

电气规格 JTAG 参数




图 3-10 JTAG 时序

电气规格 DAP 参数

3.18 DAP 参数

以下参数适用于通过 DAP 调试接口进行通信。

3.18.1.1


表 3-35 DAP

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DAP0 clock rise time	t_{14} SR	-	-	1	ns	f=160MHz
		-	-	4	ns	f=40MHz
		-	-	2	ns	f=80MHz
DAP0 clock fall time	t_{15} SR	-	-	1	ns	f=160MHz
		-	-	4	ns	f=40MHz
		-	-	2	ns	f=80MHz
DAP1 setup to DAP0 rising edge	t_{16} SR	4	-	-	ns	
		5	-	-	ns	f=40MHz
DAP1 hold after DAP0 rising edge	t_{17} SR	2	-	-	ns	
DAP1 valid per DAP0 clock period	t_{19} CC	4	-	-	ns	$C_L=20\text{pF}$; f=160MHz
		8	-	-	ns	$C_L=20\text{pF}$; f=80MHz
		10	-	-	ns	$C_L=50\text{pF}$; f=40MHz
DAP0 high time	t_{12} SR	2	-	-	ns	
DAP0 low time	t_{13} SR	2	-	-	ns	
DAP0 clock period	t_{11} SR	6.25	-	-	ns	

表 3-36 SCR DAP

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DAP0 clock rise time	t_{14} SR	-	-	8	ns	f=20MHz
DAP0 clock fall time	t_{15} SR	-	-	8	ns	f=20MHz
DAP1 setup to DAP0 rising edge	t_{16} SR	10	-	-	ns	
DAP1 hold after DAP0 rising edge	t_{17} SR	10	-	-	ns	
DAP1 valid per DAP0 clock period	t_{19} CC	30	-	-	ns	$C_L=20\text{pF}$; f=20MHz
DAP0 high time	t_{12} SR	15	-	-	ns	
DAP0 low time	t_{13} SR	15	-	-	ns	
DAP0 clock period	t_{11} SR	50	-	-	ns	

电气规格 DAP 参数



- 1) The DAP1 and DAP2 device to host timing is individual for both pins.
There is no guaranteed max. signal skew.
- 2) No explicit setup and hold times are given for DAP1 for the direction Device to Host.
Only t_{11} and t_{19} are guaranteed and the tool may set the sample point freely.

图 3-11 DAP 时序

注释: DAP1 和 DAP2 器件对主控器件的两个引脚都是单独的。没有保证的最大信号偏差。

电气规格 ASCLIN SPI 主时序

3.19 ASCLIN SPI 主时序

本节定义了 TC33x/TC32x 中 ASCLIN 的时序。

注释：焊盘不对称已包含在以下时序中。

表 3-37 主模式强尖锐 (ss) 输出焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
ASCLKO clock period	t_{50} CC	20	-	-	ns	$C_L=25\text{pF}$
Deviation from ideal duty cycle	t_{500} CC	-2	-	2	ns	$C_L=25\text{pF}$
MTSR delay from ASCLKO shifting edge	t_{51} CC	-3.5	-	3.5	ns	$C_L=25\text{pF}$
ASLSON delay from the first ASCLKO edge	t_{510} CC	-3	-	3.5	ns	$C_L=25\text{pF}$
MRST setup to ASCLKO latching edge	t_{52} SR	25	-	-	ns	$C_L=25\text{pF}$
MRST hold from ASCLKO latching edge	t_{53} SR	-2	-	-	ns	$C_L=25\text{pF}$

表 3-38 主模式强中型 (sm) 输出焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
ASCLKO clock period	t_{50} CC	50	-	-	ns	$C_L=50\text{pF}$
Deviation from ideal duty cycle	t_{500} CC	-5	-	5	ns	$C_L=50\text{pF}$
MTSR delay from ASCLKO shifting edge	t_{51} CC	-7	-	7	ns	$C_L=50\text{pF}$
ASLSON delay from the first ASCLKO edge	t_{510} CC	-7	-	7	ns	$C_L=50\text{pF}$
MRST setup to ASCLKO latching edge	t_{52} SR	35	-	-	ns	$C_L=50\text{pF}$
MRST hold from ASCLKO latching edge	t_{53} SR	-5	-	-	ns	$C_L=50\text{pF}$


表 3-39 主模式中型 (m) 输出焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
ASCLKO clock period	t_{50} CC	160	-	-	ns	$C_L=50\text{pF}$
Deviation from ideal duty cycle	t_{500} CC	-10	-	10	ns	$C_L=50\text{pF}$
MTSR delay from ASCLKO shifting edge	t_{51} CC	-20	-	20	ns	$C_L=50\text{pF}$
ASLSON delay from the first ASCLKO edge	t_{510} CC	-20	-	20	ns	$C_L=50\text{pF}$

电气规格 ASCLIN SPI 主时序

表 3-39 主模式中型 (m) 输出焊盘 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MRST setup to ASCLKO latching edge	t_{52} SR	80	-	-	ns	$C_L=50\text{pF}$
MRST hold from ASCLKO latching edge	t_{53} SR	-15	-	-	ns	$C_L=50\text{pF}$



ASCLIN_TmgMM.vsd

图 3-12 ASCLIN SPI 主机时序

电气规格 QSPI 时序、主从模式

3.20 QSPI 时序、主模式和从模式

本节定义了TC33x/TC32x 中 QSPI 的时序。

假设 SCLKO、MTSR 和 SLSO 焊盘具有相同的焊盘设置：

注释：焊盘不对称已包含在以下时序中。

表 3-40 主模式时序，LVDS 数据和时钟输出焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLKO clock period	t_{50} CC	20 ¹⁾	-	-	ns	CL=25pF
Deviation from the ideal duty cycle	t_{500} CC	-1 ¹⁾	-	1 ¹⁾	ns	CL=25pF
MTSR delay from SCLKO shifting edge	t_{51} CC	-3 ¹⁾	-	4 ¹⁾	ns	CL=25pF
SLSOn deviation from the ideal programmed position	t_{510} CC	-4 ¹⁾	-	5.5 ¹⁾	ns	$C_L=25\text{pF}$, driver strength ss
		-10 ¹⁾	-	10 ¹⁾	ns	$C_L=25\text{pF}$, driver strength sm
		-30 ¹⁾	-	30 ¹⁾	ns	$C_L=25\text{pF}$, driver strength m
MRST setup to SCLK latching edge	t_{52} SR	18 ¹⁾	-	-	ns	CL=25pF; valid for LVDS Input pads of QSPI2 only
MRST hold from SCLK latching edge	t_{53} SR	-1 ¹⁾	-	-	ns	CL=25pF; valid for LVDS Input pads only

1) 条件列表中定义的负载 ($C_L=25\text{pF}$) 是针对单端信号 SLSO 的负载定义，并不旨在在差分信号线内添加额外负载。对于单端信号，负载定义定义了 PCB 布局上信号的最大长度。对于 LVDS 焊盘，适用 IEEE Std 1596.3-1996 负载定义。

表 3-41 主模式强尖锐 (ss) 输出焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLKO clock period	t_{50} CC	50	-	-	ns	CL=25pF
Deviation from the ideal duty cycle	t_{500} CC	-2	-	2	ns	CL=25pF
MTSR delay from SCLKO shifting edge	t_{51} CC	-4	-	5	ns	CL=25pF
SLSOn deviation from the ideal programmed position	t_{510} CC	-4	-	5	ns	CL=25pF
MRST setup to SCLK latching edge	t_{52} SR	25 ¹⁾²⁾	-	-	ns	CL=25pF
MRST hold from SCLK latching edge	t_{53} SR	-2 ¹⁾²⁾	-	-	ns	CL=25pF

1) 为了补偿平均片上延迟，QSPI 模块提供了位域 ECONz.A、B 和 C。

2) 建立和保持时间对于输入焊盘阈值的两种设置均有效：TTL 和 AL。

电气规格 QSPI 时序、主从模式

表 3-42 主模式强中型 (sm) 输出焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLKO clock period	t_{50} CC	50	-	-	ns	CL=50pF
Deviation from the ideal duty cycle	t_{500} CC	-5	-	5	ns	CL=50pF
MTSR delay from SCLKO shifting edge	t_{51} CC	-7	-	7	ns	CL=50pF
SLSON deviation from the ideal programmed position	t_{510} CC	-7	-	7	ns	CL=50pF
MRST setup to SCLK latching edge	t_{52} SR	35 ¹⁾²⁾	-	-	ns	CL=50pF
MRST hold from SCLK latching edge	t_{53} SR	-5 ¹⁾²⁾	-	-	ns	CL=50pF

- 1) 为了补偿平均片上延迟, QSPI 模块提供了位域 ECONz.A、B 和 C。
2) 建立和保持时间对于输入焊盘阈值的两种设置均有效: TTL 和 AL。

表 3-43 主模式中型 (m) 输出焊盘

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLKO clock period	t_{50} CC	160	-	-	ns	CL=50pF
Deviation from the ideal duty cycle	t_{500} CC	-10	-	10	ns	CL=50pF
MTSR delay from SCLKO shifting edge	t_{51} CC	-20	-	20	ns	CL=50pF
SLSON deviation from the ideal programmed position	t_{510} CC	-20	-	20	ns	CL=50pF
MRST setup to SCLK latching edge	t_{52} SR	80 ¹⁾²⁾	-	-	ns	CL=50pF
MRST hold from SCLK latching edge	t_{53} SR	-15 ¹⁾²⁾	-	-	ns	CL=50pF
		-13 ¹⁾²⁾	-	-	ns	CL=50pF; SCR SSC

- 1) 为了补偿平均片上延迟, QSPI 模块提供了位域 ECONz.A、B 和 C。
2) 建立和保持时间对于输入焊盘阈值的两种设置均有效: TTL 和 AL。


表 3-44 从模式时序

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLK clock period	t_{54} SR	4 x T_{MAX}	-	-	ns	
SCLK duty cycle	t_{55}/t_{54} SR	40	-	60	%	
MTSR setup to SCLK latching edge	t_{56} SR	6	-	-	ns	Input Level AL
		6	-	-	ns	Input Level TTL

电气规格 QSPI 时序、主从模式

表 3-44 从模式时序 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MTSR hold from SCLK latching edge	t_{57} SR	4	-	-	ns	Input Level AL
		6	-	-	ns	Input Level TTL
SLSI setup to first SCLK shift edge	t_{58} SR	4	-	-	ns	Input Level AL
		6	-	-	ns	Input Level TTL
SLSI hold from last SCLK latching edge	t_{59} SR	3	-	-	ns	Input Level AL
		6	-	-	ns	Input Level TTL
MRST delay from SCLK shift edge	t_{60} CC	5	-	35	ns	driver = strong edge = medium ; $C_L=50\text{pF}$
		2	-	24	ns	driver = strong edge = sharp ; $C_L=50\text{pF}$
		15	-	80	ns	medium driver ; $C_L=50\text{pF}$
		14	-	-	ns	medium driver ; $C_L=50\text{pF}$; SCR SSC



1) This timing is based on the following setup: ECON.CPH = 1, ECON.CPOL = 0, ECON.B=0 (no sampling point delay).

2) t510 is the deviation from the ideal position configured with the leading delay, BACON.LPRE and BACON.LEAD > 0.

QSPI_TmgMM.vsd

图 3-13 主模式时序

电气规格 QSPI 时序、主从模式




图 3-14 从模式时序

电气规格 E-Ray 参数

3.21 E-Ray 参数

本节的时序适用于 $C_L = 25 \text{ pF}$ 的输出驱动器的强驱动器和锐边设置。

表 3-45 发送参数

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Rise time of TxEN	$t_{dCCTxENRise25}^{CC}$	-	-	9	ns	$C_L=25\text{pF}$
Fall time of TxEN	$t_{dCCTxENFall25}^{CC}$	-	-	9	ns	$C_L=25\text{pF}$
Sum of rise and fall time	$t_{dCCTxRise25+dCCTxFall25}^{CC}$	-	-	9	ns	20% - 80% ; $C_L=25\text{pF}$
Sum of delay between TP1_FF and TP1_CC and delays derived from TP1_FFi, rising edge of TxEN	$t_{dCCTxEN01}^{CC}$	-	-	25	ns	
Sum of delay between TP1_FF and TP1_CC and delays derived from TP1_FFi, falling edge of TxEN	$t_{dCCTxEN10}^{CC}$	-	-	25	ns	
Asymmetry of sending	$t_{tx_asym}^{CC}$	-2.45	-	2.45	ns	$C_L=25\text{pF}$
Sum of delay between TP1_FF and TP1_CC and delays derived from TP1_FFi, rising edge of TxD	$t_{dCCTxD01}^{CC}$	-	-	25	ns	
Sum of delay between TP1_FF and TP1_CC and delays derived from TP1_FFi, falling edge of TxD	$t_{dCCTxD10}^{CC}$	-	-	25	ns	
TxD signal sum of rise and fall time at TP1_BD	$t_{txd_sum}^{CC}$	-	-	9	ns	

表 3-46 接收参数

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Acceptance of asymmetry at receiving part	$t_{dCCTxAsymAcc}^{SR}$ ept25	-30.5	-	43.0	ns	$C_L=25\text{pF}$
Acceptance of asymmetry at receiving part	$t_{dCCTxAsymAcc}^{SR}$ ept15	-31.5	-	44.0	ns	$C_L=15\text{pF}$
Threshold for detecting logical high	$T_{uCCLogic1}^{SR}$	35	-	70	%	
Threshold for detecting logical low	$T_{uCCLogic0}^{SR}$	30	-	65	%	

电气规格 E-Ray 参数

表 3-46 接收参数 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Sum of delay between TP4_CC and TP4_FF and delays derived from TP4_FFi, rising edge of RxD	$t_{dCCRxD01}$ CC	-	-	10	ns	
Sum of delay between TP4_CC and TP4_FF and delays derived from TP4_FFi, falling edge of RxD	$t_{dCCRxD10}$ CC	-	-	10	ns	

电气规格FSP参数

3.22 FSP 参数

表 3-47 安全性

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Skew between FSP0 and FSP1	$t_{\text{FSPSKEW}}^{\text{CC}}$	-8	-	9	ns	$C_L=50\text{pF}$, driver strength m
		-5	-	6	ns	$C_L=50\text{pF}$, driver strength sm
		-4	-	5	ns	$C_L=50\text{pF}$, driver strength ss

电气规格 Flash 目标参数

3.23 Flash 目标参数

表 3-48 Flash

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Program Flash Erase Time per logical sector ¹⁾	$t_{\text{ERP}}^{\text{CC}}$	-	-	0.5	s	cycle count < 1000
Program Flash Erase Time per Multi-Sector Command ¹⁾	$t_{\text{MERP}}^{\text{CC}}$	-	-	0.5	s	For consecutive logical sectors in a physical sector with total range ≤ 512 kByte; cycle count < 1000
Program Flash program time per page in 5 V mode ¹⁾	$t_{\text{PRP5}}^{\text{CC}}$	-	-	80	μs	32 Byte
Program Flash program time per page in 3.3 V mode ¹⁾	$t_{\text{PRP3}}^{\text{CC}}$	-	-	115	μs	32 Byte
Program Flash program time per burst in 5 V mode ¹⁾	$t_{\text{PRPB5}}^{\text{CC}}$	-	-	220	μs	256 Byte
Program Flash program time per burst in 3.3 V mode ¹⁾	$t_{\text{PRPB3}}^{\text{CC}}$	-	-	530	μs	256 Byte
Program Flash program time for 1 MByte with burst programming in 3.3 V mode excluding communication ¹⁾	$t_{\text{PRPB3_1MB}}^{\text{CC}}$	-	-	2.2	s	Derived value for documentation purpose
Program Flash program time for 1 MByte with burst programming in 5 V mode excluding communication ¹⁾	$t_{\text{PRPB5_1MB}}^{\text{CC}}$	-	-	1	s	Derived value for documentation purpose
Program Flash program time for complete PFlash with burst programming in 5 V mode excluding communication ¹⁾	$t_{\text{PRPB5_PF}}^{\text{CC}}$	-	-	2	s	Derived value for documentation purpose
Write Page Once adder ¹⁾	$t_{\text{ADD}}^{\text{CC}}$	-	-	20	μs	Adder to Program Time when using Write Page Once
Program Flash suspend to read latency ¹⁾	$t_{\text{SPNDP}}^{\text{CC}}$	-	-	120	μs	For Write Burst, Verify Erased and for multi-(logical) sector erase commands
Data Flash Erase Disturb Limit (single ended sensing mode)	$N_{\text{DFD}}^{\text{CC}}$	-	-	50	cycles	
Data Flash Erase Disturb Limit (complement sensing mode)	$N_{\text{DFDC}}^{\text{CC}}$	-	-	500	cycles	
UCB Erase Disturb Limit	$N_{\text{UCBD}}^{\text{CC}}$	-	-	500	cycles	

电气规格 Flash 目标参数

表 3-48 Flash (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Program time data flash per page 1)2)	t_{PRD}^{CC}	-	-	75	μs	8 Byte
Complete Device Flash Erase Time PFlash and DFlash 1)3) 4) 5)	$t_{ER_Dev}^{CC}$	-	1.8	3	s	Valid for less than 1000 cycles, w/o UCB. Derived value for documentation purpose.
Data Flash program time per burst 1)2)	t_{PRDB}^{CC}	-	-	140	μs	32 Byte
Data Flash suspend to read latency 1)	t_{SPNDD}^{CC}	-	-	120	μs	
Wait time after margin change	$t_{FL_MarginDel}^{CC}$	-	-	2	μs	
Program Flash Endurance per Logical Sector	$N_{E_P}^{CC}$	-	-	1000	cycles	Replace logical sector command shall be used if a sector fails during erase or program
Number of erase operations per physical sector in program flash	N_{ERP}^{CC}	-	-	16000	cycles	
Program Flash Retention Time, Sector	t_{RET}^{CC}	20	-	-	years	Max. 1000 erase/program cycles
UCB Retention Time	t_{RTU}^{CC}	20	-	-	years	Max. 100 erase/program cycles per UCB, max 500 erase/program cycles for all UCBs together
Data Flash access delay	t_{DF}^{CC}	-	-	100	ns	see RFLASH of DMU register HF_DWAIT
Data Flash ECC Delay	t_{DFECC}^{CC}	-	-	20	ns	see RECC of DMU register HF_DWAIT
Program Flash access delay	t_{PF}^{CC}	-	-	30	ns	see RFLASH of DMU register HF_PWAIT
Program Flash ECC delay	t_{PFECC}^{CC}	-	-	10	ns	see RECC and CECC of DMU register HF_PWAIT
Number of erase operations on DF0 over lifetime (complement sensing mode) 6)	N_{ERD0C}^{CC}	-	-	4000000	cycles	
Number of erase operations on DF0 over lifetime (single ended sensing mode) 7)	N_{ERD0S}^{CC}	-	-	750000	cycles	

电气规格 Flash 目标参数

表 3-48 Flash (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Number of erase operations on DF1 over lifetime (complement sensing mode) ⁶⁾	N_{ERD1C} CC	-	-	2000000	cycles	
Number of erase operations on DF1 over lifetime (single ended sensing mode) ⁷⁾	N_{ERD1S} CC	-	-	500000	cycles	
Data Flash Endurance per EEPROMx sector (complement sensing mode) ⁸⁾	$N_{\text{E_EEP10C}}$ CC	-	-	500000	cycles	Max. data retention time 10 years
DataFlash Endurance per EEPROMx sector (single ended sensing mode) ⁸⁾	$N_{\text{E_EEP10S}}$ CC	-	-	125000	cycles	Retention time and Tj according below example temperature profile
		-	-	125000	cycles	max data retention time 20y, Tj=110°C
		-	-	125000	cycles	max data retention time 8.2y, Tj=125°C
Data Flash Endurance per HSMx sector (complement sensing mode) ⁸⁾	$N_{\text{E_HSMC}}$ CC	-	-	250000	cycles	Max. data retention time 10 years
Data Flash Endurance per HSMx sector (single ended sensing mode) ⁸⁾	$N_{\text{E_HSMs}}$ CC	-	-	125000	cycles	Retention time and Tj according below example temperature profile
		-	-	125000	cycles	max data retention time 20y, Tj=110°C
		-	-	125000	cycles	max data retention time 8.2y, Tj=125°C
Junction temperature limit for PFlash program/erase operations	T_{JPFlash} SR	-	-	150	°C	
Data Flash Erase Time per Sector ¹⁾³⁾⁵⁾	t_{ERD1} CC	-	-	0.5	s	Max. 1000 erase/program cycles
Data Flash Erase Time per Sector ¹⁾³⁾⁵⁾	t_{ERDM} CC	-	-	1.5	s	Max allowed cycles, see NE_EEP10 and NE_HSM parameters
DataFlash Adder on Erase Time per 32kByte erase size when using complement sensing mode ¹⁾	$t_{\text{ER_ADDC32C}}$ CC	-	-	50	ms	Adder per 32 kByte on erase time; applicable only when using complement mode

电气规格 Flash 目标参数

表 3-48 Flash (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Data Flash Erase Time per Multi-Sector Command ¹⁾³⁾⁵⁾	t_{MERD1}^{CC}	-	-	0.5	s	Max 1000 erase/program cycles; For consecutive logical sectors ≤ 256 KBytes
Data Flash Erase Time per Multi-Sector Command ¹⁾³⁾⁵⁾	t_{MERDM}^{CC}	-	-	1.5	s	Max allowed cycles, see NE_EEP10x and NE_HSMx Parameters; For consecutive logical sectors ≤ 256 kByte
Program Flash Access Delay at reduced VDDP3 voltage supply during cranking	$t_{PF_low_VDDP3}^{CC}$	-	-	60	ns	see register DMU_HF_PWAIT.CFL ASH
Data Flash Erase Verify time per page (Complement Sensing) ²⁾	$t_{VER_PAGE_DC}^{CC}$	-	-	10	μ s	Time per 8 Byte page for Verify Erased Page command
Data Flash Erase Verify time per page (Single Ended Sensing) ¹⁾	$t_{VER_PAGE_DS}^{CC}$	-	-	10	μ s	Time per 8 Byte page for Verify Erased Page command
Program Flash Erase Verify time per page ¹⁾	$t_{VER_PAGE_P}^{CC}$	-	-	10	μ s	Time per 32 Byte page for Verify Erased Page command
Data Flash Erase Verify time per sector (Complement Sensing) ¹⁾	$t_{VER_SEC_DC}^{CC}$	-	-	200	μ s	Time per 2 KB sector for Verify Erased Logical Sector Range command
Data Flash Erase Verify time per sector (Single Ended Sensing) ¹⁾	$t_{VER_SEC_DS}^{CC}$	-	-	360	μ s	Time per 4 KB sector for Verify Erased Logical Sector Range command
Program Flash Erase Verify time per sector ¹⁾	$t_{VER_SEC_P}^{CC}$	-	-	360	μ s	Time per 16KB sector for Verify Erased Logical Sector Range command
Data Flash Erase Verify time per wordline (Complement Sensing) ¹⁾	$t_{VER_WL_DC}^{CC}$	-	-	30	μ s	
Data Flash Erase Verify time per wordline (Single Ended Sensing) ¹⁾	$t_{VER_WL_DS}^{CC}$	-	-	50	μ s	
Program Flash Erase Verify time per wordline ¹⁾	$t_{VER_WL_P}^{CC}$	-	-	30	μ s	

1) 仅对 $f_{FSI} = 100$ MHz 有效。

2) 时间不依赖于编程模式 (5V 或 3.3V) 。

电气规格 Flash 目标参数

- 3) 在超出规格的条件下 (例如,由于过度循环)或激活WL定向缺陷, 擦除过程的持续时间可能会增加高达50%。
- 4) 使用 512 kByte / 256 kByte 擦除指令 (PFlash / DFlash)。
- 5) 如果 DataFlash 在互补感应模式下运行, 则擦除时间将增加 $\text{erase_size} / 32\text{kByte} \times t_{\text{ER_ADDC32C}}$
- 6) 允许将可寻址内存划分为 8 个逻辑扇区; 仍必须进行轮询循环以考虑擦除干扰限制 N_{DFD} 。
- 7) 允许将可寻址内存划分为 6 个逻辑扇区; 仍必须进行轮询循环以考虑擦除干扰限制 N_{DFD} 。
- 8) 仅在使用强大的 EEPROM 仿真算法时有效。欲了解更多详细信息, 请参阅用户手册。

电气规格质量声明

3.24 质量声明

表 3-49 质量参数

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Moisture Sensitivity Level	MSL CC	-	-	3		Conforming to Jedec J-STD--020C for 240C
ESD susceptibility according to Charged Device Model (CDM)	V_{CDM} SR	-	-	500	V	for all other balls/pins; conforming to JESD22-C101-C
		-	-	750	V	for corner balls/pins; conforming to JESD22-C101-C
ESD susceptibility according to Human Body Model (HBM)	V_{HBM} SR	-	-	2000	V	Conforming to JESD22-A114-B
ESD susceptibility of the LVDS pins according to Human Body Model (HBM)	V_{HBM1} SR	-	-	2000	V	
Operation Lifetime	t_{OP} CC	-	-	24500	hour	see below temperature profile as an example

温度曲线示例

以下温度曲线就是一个例子。为了满足质量和可靠性目标，特定应用的温度曲线需要经过英飞凌科技公司的验证。

表 3-50 温度曲线示例

$T_J =$	Duration [h]	Comment
$\leq 170^{\circ}\text{C}$	≤ 30	
$\leq 160^{\circ}\text{C}$	≤ 120	
$\leq 150^{\circ}\text{C}$	≤ 220	
$\leq 140^{\circ}\text{C}$	≤ 350	
$\leq 130^{\circ}\text{C}$	≤ 780	
$\leq 120^{\circ}\text{C}$	≤ 1600	
$\leq 110^{\circ}\text{C}$	≤ 3000	
$\leq 100^{\circ}\text{C}$	≤ 7000	
$\leq 90^{\circ}\text{C}$	≤ 8000	
$\leq 80^{\circ}\text{C}$	≤ 2400	
$\leq 70^{\circ}\text{C}$	≤ 1000	
	≤ 24500	total time

电气规格质量声明

表 3-51 非活动寿命温度曲线示例

T_J =	Duration [h]	Comment
$\leq 55^{\circ}\text{C}$	≤ 150700	

3.25 封装外形




图 3-15 LFBGA-292 封装外形




图 3-16 LFBGA-180 封装外形

电气规格 封装外形




图 3-17 TQFP-144 封装外形




图 3-18 TQFP-100 封装外形

电气规格 封装外形




图 3-19 TQFP-80 封装外形

您可以在我们的英飞凌互联网分页“产品”中找到我们的所有封装、包装种类和其他信息：

<http://www.infineon.com/products>。

3.25.1 封装参数

表 3-52 封装参数

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance (junction to ambient) ¹⁾	RTH_JA CC	-	-	23	K/W	LFBGA-292
		-	-	16	K/W	LFBGA180; Top Cooling
		-	-	14	K/W	LFBGA292; Top Cooling
		-	-	20	K/W	TQFP-100
		-	-	18	K/W	TQFP-144
		-	-	22	K/W	TQFP-80
Thermal resistance (junction to case bottom) ¹⁾	RTH_JCB CC	-	-	4.5	K/W	LFBGA-292
		-	-	2	K/W	TQFP-100
		-	-	2	K/W	TQFP-144
		-	-	2	K/W	TQFP-80

电气规格 封装外形

表 3-52 封装参数 (续)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance (junction to case top) ¹⁾	RTH_JCT CC	-	-	5	K/W	LFBGA-292
		-	-	10	K/W	TQFP-100
		-	-	10	K/W	TQFP-144
		-	-	10	K/W	TQFP-80

1) 外壳与环境之间的顶部和底部热阻 (RTH_CTA, RTH_CBA) 将与上面给出的结与外壳之间的热阻 (RTH_JCT, RTH_JCB) 相结合, 以计算结与环境之间的总热阻 (RTH_JA)。外壳和环境之间的热阻 (RTH_CTA、RTH_CBA) 取决于外部系统 (PCB、外壳) 的特性, 由用户负责。结温可使用以下公式计算: $T_J = T_A + RTH_JA * P_D$, 其中 RTH_JA 是结点与环境之间的总热阻。采用“冷板法” (MIL SPEC-883 方法 1012.1) 测量的热阻。

4 修订记录

0.4 版是本文档的第一个版本。

4.1 从0.4版本到0.6版本的变更

“特性概要”章节中的改动

- 表“平台特性概述”中SRAM、Data Flash、DMA、EVADC 和 GTM 功能值的变化

“TC33x 引脚定义和功能”一章的变更

- “TC33x 的 LFBGA-292 封装变体引脚配置(用于特性封装 LP)”子章节的更改
 - 更改了“端口 22 功能”表；在 P22.0 处添加了 QSPI 功能。
 - 更改了“端口 22 功能”表；在 P22.1 处添加了 QSPI 和 IOM 功能。
 - 更改了“端口 22 功能”表；在 P22.2 处添加了 QSPI 功能。
 - 更改了“端口 22 功能”表；在 P22.3 处添加了 QSPI 功能。
 - 更改了“模拟输入”表，增加了球 T9、Y9、T8、U8、W8、U7、Y8、W7 的功能
 - 更改“系统 I/O”表，删除球 W17、Y17 的功能
 - 更改“电源”表，更改球 N14、P13 的功能
- 更改了“TC33x 的 LFBGA-292 封装变体引脚配置，用于特性封装 DA、DH、DT、DZ”子章节
 - 更改了“端口 P14 功能”表；在 P14.7 处添加了 CAN 功能。
 - 更改了“端口 P14 功能”表；在 P14.9 处添加了 CAN 功能。
 - 更改了“端口 P20 功能”表；在 P20.7 处添加了 CAN 功能。
 - “系统 I/O”表中的更改，更改了球 L7、K7、P10、P11 处的缓冲类型
- 更改了“TC33x 的 LFBGA-180 封装变体引脚配置，用于特性封装 L 和 LP”子章节
 - 更改了“端口 22 功能”表；在 P22.0 处添加了 QSPI 功能。
 - 更改了“端口 22 功能”表；在 P22.1 处添加了 QSPI 和 IOM 功能。
 - 更改了“端口 22 功能”表；在 P22.2 处添加了 QSPI 功能。
 - 更改了“端口 22 功能”表；在 P22.3 处添加了 QSPI 功能。
 - 更改了“模拟输入”表，在球 N6、L5、M5、P5、N5、N3、M4、N4 增加 EVADC 功能
 - 更改了“系统 I/O”表，删除球 N12、P12 的功能
 - 更改了“电源”表，更改球 J8 的功能
- 更改了“TC33x 的 LFBGA-180 封装变体引脚配置，用于特性封装 DA”子章节
 - 更改了“端口 P20 功能”表；在 P20.7 处添加了 CAN 功能。
 - 更改了“模拟输入”表，更改了引脚 K3 的功能
 - 更改了“模拟输入”表，在引脚 J4 处添加了功能
 - 更改了“电源”表，删除了引脚 J4 的保留功能
 - 更改了“电源”表，在引脚 L3 处添加了保留功能
- 更改了“TC33x 的 TQFP-144 封装变体引脚配置，用于特性封装 L 和 LP”子章节
 - 更改了“端口 22 功能”表；在 P22.0 处添加了 QSPI 功能。
 - 更改了“端口 22 功能”表；在 P22.1 处添加了 QSPI 和 IOM 功能。

从0.4版本到0.6版本的变更

- 更改了“端口 22 功能”表；在 P22.2 处添加了 QSPI 功能。
- 更改了“端口 22 功能”表；在 P22.3 处添加了 QSPI 功能。
- 更改了“端口 P34 功能”表；更改了 P34.1 的引脚编号。
- 更改了“端口 P34 功能”表；更改了 P34.2 的引脚编号。
- 更改了“端口 P34 功能”表；删除了 P34.3 的所有功能。
- 修改了 "模拟输入 "表，增加了 47、46、45、40、39、38、37、36 号针脚的功能
- 更改了“系统 I/O”表，删除了引脚 70 和 71 的功能。
- 更改了“电源”表，在引脚 53 处添加了功能
- 更改了“TC33x 的 TQFP-100 封装变体引脚配置，用于特性封装 L 和 LP”子章节
 - 更改 "模拟输入 "表，更改引脚 38、37、36、35、34、33 的功能
 - 更改了“模拟输入”表，在引脚 34、33、32、29、28、27、26、25 处添加了功能。
 - 更改了“系统 I/O”表，删除了引脚 48 和 49 的功能。
 - 更改了“电源”表，在引脚 39 处添加了功能
 - 更改了“电源”表，更改了引脚 40 和 31 的功能
 - 更改了“电源”表，删除了引脚 32 的功能
- 更改了“TC33x 的 TQFP-80 封装变体引脚配置，用于特性封装 L 和 LP”子章节
 - 更改了“模拟输入”表，删除了引脚 28 的功能
 - 修改了 "模拟输入 "表，增加了 27、26、23、22、21 和 20 引脚的功能
 - 更改了“系统 I/O”表，删除了引脚 38 和 39 的功能。
 - 更改了“电源”表，更改了引脚 25 和 29 的功能
 - 更改了“电源”表，在引脚 28 处添加了功能
 - 更改了“电源”表，删除了引脚 26 的功能
- 更改了“特性封装L和LP的焊盘框中的焊盘顺序”子章节
 - 表格“焊垫列表”中关于“X”和“Y”坐标、编号、焊垫名称、焊垫类型和注释的总体变更
- 更改了“用于特性封装 DA、DH、DT 和 DZ 的焊盘框中的焊盘顺序”子章节
 - 表格“焊垫列表”中关于“X”和“Y”坐标、编号、焊垫名称、焊垫类型和注释的总体变更
 - 在表格“焊垫列表”后添加了说明
- “图例”章节的改动
 - 更改了 IO-Spirit 版本

“电气规格”章节中的变化

- 更改了“过载时的引脚可靠性”子章节
 - 更改了章节描述中的表号，参考温度配置文件
 - 修改了参数 K_{OVAP} 的测试条件措辞
- 更改了“5V/3.3V 可切换焊盘”子章节
 - 更改了“慢速 5V GPIO”表中参数 I_{OZ} 的条件
 - 更改了“慢速 3.3V GPIO”表中参数 I_{OZ} 的条件
- 表“LVDS - IEEE 标准 LVDS 通用链路 (GPL)”中的变更
 - 更改参数 V_I 的值
 - 更改了参数 V_{idth} 的测试条件

从0.6版本到0.7版本的变更

- 添加了参数 V_{idth} 的值和测试条件
- 更改了参数 R_{in} 的测试条件
- 添加了脚注
- “电流消耗”表中的改动
 - 更改了脚注 6)
- ‘复位’表中的改动
 - 更改参数 t_{PIP} 的值
 - 改变参数 t_{BWP} 的值
- “供电”表格的变化
 - 为表“电源斜坡”的值添加了条件
- 表‘EVR33 LDO’中的更改
 - 添加了参数 ΔV_{OUTTC} 的值
- 表‘EVR13 SMPS’中的变化
 - 更改了参数 V_{DDDC} 的测试条件
 - 更改了参数 t_{STRDC} 的值
- “EVR13 SMPS 外部组件”表格中的变更
 - 更改了参数 C_{OUT} 的值
- 表格‘PLL 系统’中的更改
 - 更改了参数 f_{REF} 的值
- 子章节‘ETH RGMII 参数’中的变化
 - 为“ETH RGMII TX 信号时序（目的地延迟（DoD））”添加了图表
 - 为“ETH RGMII RX 信号时序（源延迟（DoS））”添加了图表
- “SDMMC接口时序”子章节的变化
 - 新增图表“SDMMC 时序”
- ‘Flash’表中的改动
 - 更改了参数 t_{PRPB5_PF} 的值
 - 更改了参数 t_{ER_Dev} 的值
- “封装外形”子章节的变化
 - 更改了图表编号
- “封装参数”子章节的变化
 - 在“封装参数”表中添加了 RTH_JA 参数的值和注释

4.2 从版本 0.6到版本 0.7 的变更

数据手册 TC33x 中的总体变更：数据表拆分并重命名为特性封装 L, LP 的 TC33x/TC32x 和特性封装 DA, DH, DT 的 TC33xAA

- 为TC32x 数据表新增信息
- 数据手册版本从 0.6 更改为 0.7 版本。

“特性概要”章节中的改动

- 更改了 CPU 的数量
- 更改了暂存器 RAM (PSPR) 的数量

从0.6版本到0.7版本的变更

- 更改了暂存器 RAM (DSPR) 的数量
- 更改了数据 RAM (DLMU) 的数量
- 更改了通道 DMA 控制器的数量，以确保数据传输安全
- 更改了 ADC 内核的数量
- 更改了 STM 模块的数量
- 根据表“平台特性概述”进行相同的更改
- 删除了表“平台特性概述”中“MCDS light”和“AGBT”的调试功能
- 删除了表“平台特性概述”中的“SDMMC”和“以太网”功能
- 删除了表“平台特性概述”中的“扩展存储器”
- 删除了表“平台特性概述”中的 SPU、RIF、HSPDM 模块
- 更改了表“平台特性概述”中 CCU6 的描述
- 更改了表“平台特性概述”中 T_{ambient} 的值

“TC33x/TC32x 引脚定义和功能”一章的变更

- 更改了概述列表中的封装变体图编号
- LFBGA-292 封装变体的变化；电源表；VSS球属性N12，P12功能“数字地”
- 删除了子章节“适用于 DA、DH、DT 和 DZ 特性封装的 LFBGA-292”
- 删除了子章节“适用于特性封装 DA 的 LFBGA-180”
- TQFP-144 封装变体的变化；电源表；VSS 的引脚 145 更改为功能“数字地”的引脚 E-PAD
- TQFP-100 封装变体的变化；端口P14功能表；为 P14.4 添加了引脚 101
- TQFP-100 封装变体的变化；模拟输入表；引脚 29 更改为引脚 28
- TQFP-100 封装变体的变化；模拟输入表；引脚 28 更改为引脚 27
- TQFP-100 封装变体的变化；模拟输入表；引脚 27 更改为引脚 26
- TQFP-100 封装变体的变化；模拟输入表；删除了先前的引脚 26 (AN10) 分配
- TQFP-100 封装变体的变化；电源表；引脚 31 更改为引脚 30
- TQFP-100 封装变体的变化；电源表；引脚 30 更改为引脚 29
- TQFP-100 封装变体的变化；电源表；引脚 101 (VSS) 更改为引脚 E-PAD
- TQFP-100 封装变体的变化；电源表；为 VSSM 添加了引脚 31
- TQFP-80 封装变体的变化；端口P14功能表；为 P14.4 添加了引脚 81
- TQFP-80 封装变体的变化；模拟输入表；引脚 23 更改为引脚 22
- TQFP-80 封装变体的变化；模拟输入表；引脚 22 更改为引脚 21
- TQFP-80 封装变体的变化；模拟输入表；删除了先前的引脚 21 (AN10) 分配
- TQFP-80 封装变体的变化；电源表；引脚 25 更改为引脚 24
- TQFP-80 封装变体的变化；电源表；引脚 24 更改为引脚 23
- TQFP-80 封装变体的变化；电源表；引脚 81 (VSS) 更改为引脚 E-PAD
- TQFP-80 封装变体的变化；电源表；为 VSSM 添加了引脚 25
- 更改了子章节“特性封装 L 和 LP 的焊盘框中焊盘顺序”；编号 30 和 31，注释改为“电源电压”。
- 更改了子章节“特性封装 L 和 LP 的焊盘框中焊盘顺序”；编号 39 “焊盘类型”更改为“FAST”。

从0.6版本到0.7版本的变更

- 删除了子章节“用于DA、DH、DT和DZ功能封装焊垫框中焊盘的顺序”
- 删除了子章节“用于功能封装 L 和 LP焊垫框中的焊盘顺序”描述中的重复句子
- “图例”章节的改动
- 更改了 TC33x/TC32x 数据手册中引用的 IO_Spirit_file 版本
- 删除了 TC33xED 数据手册版本对应的 IO_Spirit_file 版本

“电气规格”章节中的变化

- 更正了错误的数据手册版本号
- ‘绝对最大额定值’表的改动
 - 更改了参数 ΣI_{IN} 的措辞
 - 为参数 I_{IN} 添加了脚注 5)
- ‘过载参数’表的变化
 - 更改了参数 I_{INSA} 的拼写
 - 删除了参数 K_{OVDN} 的值
 - 删除了参数 K_{OVDP} 的值
- 更改了“工作条件”子章中的数据手册版本号
 - 删除了“工作条件”表中的参数 ADAS 时钟频率
- 表“快速 5V GPIO”中的更改
 - 删除了参数 I_{OZ} 的值
- 表“快速 3.3V GPIO”中的更改
 - 删除了参数 I_{OZ} 的值
 - 删除了参数 V_{ILH} 的值
- 表“慢速 5V GPIO”中的更改
 - 删除了参数 I_{OZ} 的值
- 表“慢速 3.3V GPIO”中的更改
 - 删除了参数 I_{OZ} 的值
 - 删除了参数 V_{ILH} 的值
- 删除了“RFast 5V GPIO”表
- 删除了“RFast 3.3V 焊盘”表格
- 删除了表“RFast 焊盘的驱动器模式选择”中的驱动器设置
- 删除了子章节“高性能LVDS焊盘”
- 表‘VADC 5V’中的更改
 - 删除了“VADC 参数”章节中关于“快速比较操作”的句子。
 - 增加了 V_{AREF} 的值和测试条件
 - 更正了参数 d_{VCSO} 的错误拼写
 - 增加了参数 R_{PDD} 的测试条件；修改了“模拟输入等效电路”的图示。
 - 修改了脚注 7) 中的措辞
- 表‘OSC_XTAL’中的改动
 - 修改了脚注 1) 中的措辞
 - 更改了脚注 2) 中的拼写
- 更改和删除“电源电流”子章节中的措辞

从0.6版本到0.7版本的变更

- “电流消耗”表中的改动
 - 更改了表“电流消耗”中参数 I_{DDRAIL} 的值
 - 删除了表“电流消耗”中参数 I_{DDRAIL} 的值
 - 更改了表“电流消耗”中参数 $I_{DDPORST}$ 的值
 - 删除了表“电流消耗”中参数 $I_{DDPORST}$ 的值
 - 更改了表“电流消耗”中参数 I_{EVR5B} 的值
 - 更改了表“电流消耗”中参数 I_{DDTOT} 的值和测试条件
 - 删除了表“电流消耗”中参数 I_{DDTOT} 的值
 - 更改了“电流消耗”表中参数 $I_{DDTOTDC3}$ 的值和测试条件
 - 更改了“电流消耗”表中参数 $I_{DDTOTDC5}$ 的值
 - 删除了“电流消耗”表中参数 $I_{DDTOTDC5}$ 的值
 - 删除了“电流消耗”表中参数 $I_{STANDBY}$ 的值
 - 更改了“电流消耗”表中参数 P_D 的值
 - 删除了“电流消耗”表中参数 P_D 的值
 - 更改了“电流消耗”表中参数 $I_{EXTRAIL}$ 的测试条件措辞
 - 更改了“电流消耗”表中参数 I_{DDM} 的测试条件措辞
 - 在表“电流消耗”中添加脚注 1)
 - 更改了表“电流消耗”的脚注顺序
 - 更改了表“电流消耗”中参数的脚注基准
- ‘模块电流消耗’表中的改动
 - 删除了表“模块电流消耗”中参数 $I_{EXTLVDS}$ 的值
 - 更改了“模块电流消耗”表中参数 I_{SCRSB} 的值
 - 删除表“模块电流消耗”的脚注 3)
 - 更改了表“模块电流消耗”中参数的脚注基准
- ‘模块核心电流消耗’表中的变化
 - 更改了表“模块核心电流消耗”中参数 I_{DDGTM} 的值和测试条件
 - 添加了表“模块核心电流消耗”中参数 I_{DDGTM} 的值
 - 删除了表“模块核心电流消耗”中参数 I_{DDGTM} 的值
 - 删除了“模块核心电流消耗”表中的参数 I_{DDSPU1}
 - 删除了“模块核心电流消耗”表中的参数 I_{DDSPU2}
 - 删除了“模块核心电流消耗”表中的参数 $I_{DDSPULJ1}$
 - 删除了表“模块核心电流消耗”中的参数 $I_{DDSPULJ2}$
 - 删除脚注 2)、3)和 4)
 - 将关于VOD 的脚注5) 改为脚注 2)
- ‘复位’表中的改动
 - 更改并添加了“复位”表中参数 t_{PI} 的值
- ‘电源监测器’表中的改动
 - 为“电源监控器”表中参数 V_{EXTMON} 添加值
 - 更改了“电源监控器”表中参数 V_{EXTMON} 的测试条件
 - 更改了“电源斜坡”表中关于功率周期的解释
- 表‘EVR13 SMPS’中的变化
 - 更改了表“EVR13 SMPS”中参数 I_{MAX} 的值

记录0.7版本到1.0版本的变更

- 更改了表“EVR13 SMPS”中参数 n_{DC} 的值
- “ASCLIN SPI主时序”子章节的变化
 - 更正了描述中错误的数据手册编号
- “QSPI时序、主模式和从模式”子章节的变化
 - 更正了描述中错误的数据手册编号
- 删除“以太网接口 (ETH) 特性”子章节
- 删除了“Radar 接口时序”子章节
- 删除了“SDMMC 接口时序”子章节
- 删除了“仅专供仿真板块使用的参数”子章节
- “封装参数”表中的改动
 - 为表“封装参数”中的参数RTH_JA 添加值
 - 为表“封装参数”中的参数RTH_JCB 添加值
 - 为表“封装参数”中的参数RTH_JCT 添加值

4.3 从0.7版本到1.0版本的变更

总体变更：TC33x/TC32x 数据手册状态从“目标数据手册/目标规范”和“初步”状态版本 0.7 更改为“数据手册”状态版本 1.0。

“特性概要”章节中的改动

- 修改了 "CPU "的措辞
- 修改了 "GPT "的措辞

“TC33x/TC32x 引脚定义和功能”一章的变更

- 在子章节“TQFP-144 TC33x/TC32x 封装变体引脚配置，用于特性封装 L 和 LP”中添加了 V_{FLEX} / V_{EXT} 连接的注释
- 在子章节“TQFP-100 TC33x/TC32x 封装变体引脚配置，用于特性封装 L 和 LP”中添加了 V_{FLEX} / V_{EXT} 连接的注释
- 在子章节“TC33x/TC32x 的 TQFP-80 封装变体引脚配置，用于特性封装 L 和 LP”中添加了 V_{FLEX} / V_{EXT} 连接的注释

“电气规格”章节中的变化

- 更改了子章节“绝对最大额定值”表
 - 更改了表“绝对最大额定值”中脚注 5) 中的值
- 更改了子章节“5V/3.3V 可切换焊盘 ”
 - 新增了参数 S 5V 和 3.3V 的表格
- “电源电流”子章节的变化
 - 在“计算 1.3 V 电流消耗”段落中添加了方程和描述
 - 更改了功率模式条件“ $V_{EXT} / EVRSB$ ”的措辞
 - 删除了“电流消耗”表中参数“ $I_{EXTRAIL}$ ”的符号
 - 更改了“电流消耗”表中参数“ $I_{DDTOTDC3}$ ”的值
 - 更改了“电流消耗”表中参数“ $I_{DDTOTDC5}$ ”的值
- 更改了子章节“EVR”

记录1.0版本到1.1版本的变更

- 更改了表“EVR33LDO”中参数 C_{OUT} 的值
- 更改了表“EVR13 SMPS”中参数 n_{DC} 的值

4.4 从1.0版本到1.1版本的变更

- “特性概要”章节中的改动
 - 更改了“DFLASH”的措辞
 - 增加了“AEC-Q100”的描述
 - 添加了“ISO 26262 安全要素”的描述
 - 在表“平台特性概述”中添加了 Data Flash 的描述
 - 在表“平台特性概述”中添加了 GTM/ DTM 模块参数的详细信息
-
- “TC33x/TC32x 引脚定义和功能”一章的变更
 - 更改了子章节“TQFP-144 封装变体引脚配置”的注释
 - 更改了子章节“TQFP-100 封装变体引脚配置”的注释
 - 更改了子章节“TQFP-80 封装变体引脚配置”的注释
 - 添加了子章节“TQFP-80 封装变体引脚配置”的注释
-
- “电气规格”章节中的变化
 - 更改了子章节“5V/3.3V 可切换焊盘”中表格“快速 5V GPIO”中参数 t_{TX_ASYM} 的注释
 - 更改了子章节“5V/3.3V 可切换焊盘”中表格“快速 3.3V GPIO”中参数 t_{TX_ASYM} 的注释
 - 更改了子章节“5V/3.3V 可切换焊盘”中表格“慢速 5V GPIO”中参数 t_{TX_ASYM} 的注释
 - 更改了子章节“5V/3.3V 可切换焊盘”中表格“慢速 3.3V GPIO”中参数 t_{TX_ASYM} 的注释
 - 更改了子章节“VADC 参数”中表“VADC 5V”的脚注 3) 和 6)
 - 为子章节“电源电流”的“电流消耗”表中的参数 $I_{EXTRAIL}$ 添加了详细信息
 - 更改子章节“电源电流”“消耗电流”表的脚注 3)
 - 为子章节“电源电流”中的“电流消耗”表增加脚注 8)
 - 更改了子章节“计算 1.25 V 电流消耗”的标题和图表
 - 更改了子章节“计算 1.25 V 电流消耗”的方程图表
 - 在子章节“供电上升和下降行为”中添加了一句话
 - 更改了子章节“EVR”“电源监视器”表中 V_{EXTMON} 参数的注释
 - 修改了子章节“EVR” “电源监控器”表中参数 $V_{DDP3MON}$ 的注释
 - 修改了子章节“EVR”“电源监控器”表中参数 V_{DDMON} 的注释
 - 更改了子章节“EVR”“电源监控器”表中参数 t_{MON} 的注释
 - 删除了子章节“QSPI 时序，主模式和从模式” “主模式时序，LVDS 数据和时钟输出焊盘”表中参数 t_{s2} 的值和注释

www.infineon.com

Published by Infineon Technologies AG

公开市场版本



免责声明

请注意，本文件的原文使用英文撰写，为方便客户浏览英飞凌提供了中文译文。该中文译文仅供参考，并不可作为任何论点之依据。

由于翻译过程中可能使用了自动化程序，以及语言翻译和转换过程中的差异，最后的中文译文与最新的英文版本原文含义可能存在不尽相同之处。

因此，我们同时提供该中文译文版本的最新英文原文供您阅读，请参见 <http://www.infineon.com>

英文原文和中文译文版本之间若存有任何歧异，以最新的英文版本为准，并且仅认可英文版本为正式文件。

您如果使用本文件，即表示您同意并理解上述说明。英飞凌不对因翻译过程中可能存在的任何不完整或不准确信息而产生的任何直接或间接损失或损害负责。英飞凌不承担中文译文版本的完整性和准确性责任。如果您不同意上述说明，请不要使用本文件。

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

重要通知

版本 2021-03

Infineon Technologies AG 出版，
德国 Neubiberg 85579

版权 © 2026 Infineon Technologies AG
及其关联公司。
保留所有权利。

**Do you have a question about this
document?**

Email:

erratum@infineon.com

Infineon Technologies AG 及其关联公司（以下简称“英飞凌”）销售或提供和交付的产品（可能也包括样品，且可能由硬件或软件或两者组成）（以下简称“产品”），应遵守客户与英飞凌签订的框架供应合同或其他书面协议的条款和条件，如无上合同或其他书面协议，则应遵守适用的英飞凌销售条件。只有在英飞凌明确书面同意的情况下，客户的一般条款和条件或对适用的英飞凌销售条件的偏离才对英飞凌具有约束力。

为避免疑义，英飞凌不承担侵犯第三方权利的所有保证和默示保证，例如对特定用途/目的的适用性或适销性的保证。

英飞凌对与样品、应用或客户对任何产品的具体使用有关的任何信息或本文件中给出的任何示例或典型值概不负责。

本文件中包含的数据仅供具有技术资格和技能的客户代表使用。客户有责任评估产品对预期应用和客户特定用途的适用性，并在预期应用和客户特定用途中验证本文件中包含的所有相关技术数据。客户有责任正确设计、编程和测试预期应用的功能性和安全性，并遵守与其使用相关的法律要求。

除非英飞凌另行明确批准，否则产品不得用于任何因产品故障或使用产品的任何后果可合理预期会导致人身伤害的应用。但是，上述规定并不妨碍客户在英飞凌明确设计和销售的使用领域中使用任何产品，但是客户对应用负有全部责任。

英飞凌明确保留根据适用法律，如《德国版权法》（UrhG）第 44b 条，将其内容用于商业资料和数据勘探（TDM）的权利。

如果产品包含安全功能：

由于任何计算设备都不可能绝对安全，尽管产品采取了安全措施，但英飞凌不保证产品不会被入侵、数据不会被盗或遗失，或不会发生其他漏洞（以下简称“安全漏洞”），英飞凌对任何安全漏洞不承担任何责任。

如果本文件包含或引用软件：

根据美国、德国和世界其他国家的知识产权法律和条约，该软件归英飞凌所有。英飞凌保留所有权利。因此，您只能按照软件附带的软件授权协议的规定使用本软件。

如果没有适用的软件授权协议，英飞凌特此授予您个人的、非排他性的、不可转让的软件知识产权授权（无权转授权）：(a) 对于以源代码形式提供的软件，仅在贵组织内部修改和复制该软件用于英飞凌硬件产品；及 (b) 对于以二进制代码 (binary code) 形式对外向终端用户分发该软件，仅得用于英飞凌硬件产品。禁止对本软件进行任何其他使用、复制、修改、翻译或编译。有关产品、技术、交货条款和条件以及价格的详细信息，请联系离您最近的英飞凌办公室或访问 <https://www.infineon.com>。