

1-Mb parallel F-RAM with RADSTOP™ technology

64K × 16, 128K × 8

Radiation performance

- Radiation data
 - Total dose:
 - 150 krad (50 rad(Si)/s)
 - 200 krad (10 rad(Si)/s)
 - Heavy-ion soft error rate immune up to 114 LET
 - Heavy-ion single event functional interrupt $< 1.34 \times 10^{-4}$ upsets/device-day (GEO - solar min)
 - Dose rate = 1.1×10^8 rad(Si)/sec (dynamic)/ 1.1×10^{11} rad(Si)/sec (static)
 - Dose rate survivability (rad(Si)/sec) = 1.1×10^{11} rad(Si)/sec
 - Latch-up immunity = 96 MeV.cm²/mg (115°C)
- Prototyping options
 - Non-qualified CYPT15B101N devices with same functional and timing characteristics in a 44-pin ceramic TSOP package

Features

- 1-Mbit ferroelectric random access memory (F-RAM) logically organized as (64K × 16) or (128K × 8)
 - High-endurance 10 trillion (10^{13}) reads/writes
 - 121 year data retention (see **“Data retention and endurance”** on page 13)
 - Infineon instant non-volatile write technology
 - Page-mode operation for 30 ns cycle time
 - Advanced high-reliability ferroelectric process
- SRAM compatible
 - Industry-standard (64K × 16)/(128K × 8) SRAM pinout
- 60 ns access time, 90 ns cycle time
- Advanced features
 - Software-programmable block write-protect
- Low power consumption (pre/post 150 krad TID radiation)
 - 20 mA/20 mA active current at 25 MHz
 - 700 µA/5 mA standby current
 - 20 µA/8 mA sleep mode current
- Low-voltage operation: $V_{DD} = 2.0$ V to 3.6 V
- Military temperature: -55°C to +125°C
- 44-pin ceramic TSOP package

Functional description

The CYRS15B101N is a (64K × 16) or (128K × 8) non-volatile memory that reads and writes similar to a standard SRAM. A ferroelectric random access memory or F-RAM is non-volatile, which means that data is retained after power is removed. It provides data retention for over 121 years while eliminating the reliability concerns, functional disadvantages, and high write-endurance make the F-RAM superior to other types of memory.

The CYRS15B101N operation is similar to that of other RAM devices, and, therefore, it can be used as a drop-in replacement for a standard SRAM in a system. Read cycles may be triggered by CE or simply by changing the address and write cycles may be triggered by CE or WE. The F-RAM memory is non-volatile due to its unique ferroelectric memory process. These features make the CYRS15B101N ideal for non-volatile memory applications requiring frequent or rapid writes.

The device is available in a 400-mil, 44-pin TSOP-II surface-mount package. Device specifications are guaranteed over the military temperature range –55°C to +125°C.

Logic block diagram




Table of contents

Radiation performance	1
Features	1
Functional description	2
Logic block diagram	3
Table of contents	4
1 Pinout	5
2 Pin definitions	6
3 Device operation	7
3.1 Memory operation	7
3.2 Read operation	7
3.3 Write operation	7
3.4 Page mode operation	8
3.5 Precharge operation	8
3.6 Sleep mode	8
3.7 SRAM drop-in replacement	9
3.8 Endurance	9
4 Absolute maximum ratings	10
5 Operating range	11
6 DC electrical characteristics	12
7 Data retention and endurance	13
8 Capacitance	14
9 Thermal resistance	15
10 AC test conditions	16
11 AC switching characteristics	17
12 Power cycle and sleep mode timing	22
13 Functional truth table	23
14 Byte select truth table (64K × 16)	24
15 Ordering information	25
15.1 Ordering code definitions	25
16 Package diagram	26
17 Acronyms	27
18 Document conventions	28
18.1 Units of measure	28
Revision history	29

1 Pinout




Figure 1 44-pin TSOP (64k × 16) pinout (top view)

2 Pin definitions

Table 1 Pin definitions

Pin name	I/O type	Description
A ₀ –A ₁₆	Input	Address Inputs: The 16 / 17 address lines select one of 64K / 128K words in the F-RAM array. The lowest two address lines A ₁ –A ₀ may be used for page mode read and write operations.
DQ ₀ –DQ ₁₅	Input/Output	Data I/O Lines: 16-bit / 8-bit bidirectional data bus for accessing the F-RAM array.
WE	Input	Write Enable: A write cycle begins when $\overline{\text{WE}}$ is asserted. The rising edge causes the CYRS15B101N to write the data on the DQ bus to the F-RAM array. The falling edge of WE latches a new column address for page mode write cycles.
CE	Input	Chip Enable: The device is selected and a new memory access begins on the falling edge of $\overline{\text{CE}}$. The entire address is latched internally at this point. Subsequent changes to the A ₁ –A ₀ address inputs allow page mode operation.
OE	Input	Output Enable: When $\overline{\text{OE}}$ is LOW, the CYRS15B101N drives the data bus when the valid read data is available. Deasserting $\overline{\text{OE}}$ HIGH tristates the DQ pins.
UB	Input	Upper Byte Select: Enables DQ ₁₅ –DQ ₈ pins during reads and writes. These pins are HI-Z if UB is HIGH. Only available for the 64K × 16 device option.
LB	Input	Lower Byte Select: Enables DQ ₇ –DQ ₀ pins during reads and writes. These pins are HI-Z if LB is HIGH. Only available for the 64K × 16 device option.
ZZ	Input	Sleep: When $\overline{\text{ZZ}}$ is LOW, the device enters a low-power sleep mode for the lowest supply current condition. $\overline{\text{ZZ}}$ must be HIGH for a normal read/write operation. This pin must be tied to V _{DD} if not used.
V _{SS}	Ground	Ground for the device. Must be connected to the ground of the system.
V _{DD}	Power Supply	Power supply input to the device.
NC	No Connect	No Connect: This pin is not connected to the die.

3 Device operation

The CYRS15B101N is a word-wide F-RAM memory logically organized as $65,536 \times 16$ or $131,072 \times 8$ and accessed using an industry-standard parallel interface. All data written to the part is immediately non-volatile with no delay. The device offers page-mode operation, which provides high-speed access to addresses within a page (row). Access to a different page requires that either \overline{CE} transitions LOW or the upper address ($A_{15}-A_2$) changes. See the “**Functional truth table**” on page 23 for a complete description of read and write modes.

3.1 Memory operation

Users access 65,536 memory locations, each with 16 data bits through a parallel interface or 131,072 memory locations with 8 data bits. The F-RAM array is organized as eight blocks, each having 2048 rows. Each row has four column locations, which allow fast access in page-mode operation. When an initial address is latched by the falling edge of \overline{CE} , subsequent column locations may be accessed without the need to toggle \overline{CE} . When \overline{CE} is deasserted (HIGH), a precharge operation begins. Writes occur immediately at the end of the access with no delay. The \overline{WE} pin must be toggled for each write operation. The write data is stored in the non-volatile memory array immediately, which is a feature unique to F-RAM called NoDelay™ writes.

3.2 Read operation

A read operation begins on the falling edge of \overline{CE} . The falling edge of \overline{CE} causes the address to be latched and starts a memory read cycle if \overline{WE} is HIGH. Data becomes available on the bus after the access time is met. When the address is latched and the access completed, a new access to a random location (different row) may begin while \overline{CE} is still LOW. The minimum cycle time for random addresses is t_{RC} . Note that unlike SRAMs, the CYRS15B101N's \overline{CE} -initiated access time is faster than the address access time.

The CYRS15B101N will drive the data bus when \overline{OE} and at least one of the byte enables (\overline{UB} , \overline{LB}) is asserted LOW. The upper data byte is driven when \overline{UB} is LOW, and the lower data byte is driven when \overline{LB} is LOW (64K × 16 config only). If \overline{OE} is asserted after the memory access time is met, the data bus will be driven with valid data. If \overline{OE} is asserted before completing the memory access, the data bus will not be driven until valid data is available. This feature minimizes the supply current in the system by eliminating transients caused by invalid data being driven to the bus. When \overline{OE} is deasserted HIGH, the data bus will remain in a HI-Z state.

3.3 Write operation

In the CYRS15B101N, writes occur in the same interval as reads. The CYRS15B101N supports both \overline{CE} - and \overline{WE} -controlled write cycles. In both cases, the address $A_{16}-A_2$ is latched on the falling edge of \overline{CE} .

In a \overline{CE} -controlled write, the \overline{WE} signal is asserted before beginning the memory cycle. That is, \overline{WE} is LOW when \overline{CE} falls. In this case, the device begins the memory cycle as a write. The CYRS15B101N will not drive the data bus regardless of the state of \overline{OE} as long as \overline{WE} is LOW. Input data must be valid when \overline{CE} is deasserted HIGH. In a \overline{WE} -controlled write, the memory cycle begins on the falling edge of \overline{CE} . The \overline{WE} signal falls some time later. Therefore, the memory cycle begins as a read. The data bus will be driven if \overline{OE} is LOW; however, it will be HI-Z when \overline{WE} is asserted LOW. The \overline{CE} - and \overline{WE} -controlled write timing cases are shown on the **Figure 4** and **Figure 7**.

Write access to the array begins on the falling edge of \overline{WE} after the memory cycle is initiated. The write access terminates on the rising edge of \overline{WE} or \overline{CE} , whichever comes first. A valid write operation requires the user to meet the access time specification before deasserting \overline{WE} or \overline{CE} . The data setup time indicates the interval during which data cannot change before the end of the write access (rising edge of \overline{WE} or \overline{CE}).

Unlike other non-volatile memory technologies, there is no write delay with F-RAM. Because the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory operation occurs in a single bus cycle. Data polling, a technique used with EEPROMs to determine if a write is complete, is unnecessary.

3.4 Page mode operation

The F-RAM array is organized as eight blocks, each having 2048 rows. Each row has four column-address locations. Address inputs A_1 – A_0 define the column address to be accessed. An access can start on any column address, and other column locations may be accessed without the need to toggle the \overline{CE} pin. For fast access reads, after the first data byte is driven to the bus, the column address inputs A_1 – A_0 may be changed to a new value. A new data byte is then driven to the DQ pins no later than t_{AAP} , which is less than half the initial read access time. For fast access writes, the first write pulse defines the first write access. While \overline{CE} is LOW, a subsequent write pulse along with a new column address provides a page mode write access.

3.5 Precharge operation

The precharge operation is an internal condition in which the memory state is prepared for a new access. Precharge is user-initiated by driving the \overline{CE} signal HIGH. It must remain HIGH for at least the minimum precharge time, t_{PC} .

Precharge is also activated by changing the upper addresses, A_{16} – A_2 . The current row is first closed before accessing the new row. The device automatically detects an upper order address change, which starts a precharge operation. The new address is latched and the new read data is valid within the t_{AA} address access time (see [Figure 4](#)). A similar sequence occurs for write cycles (see [Figure 10](#)). The rate at which random addresses can be issued is t_{RC} and t_{WC} , respectively.

3.6 Sleep mode

The device incorporates a sleep mode of operation, which allows the user to achieve the lowest-power-supply-current condition. It enters a low-power sleep mode by asserting the \overline{ZZ} pin LOW. Read and write operations must complete before the \overline{ZZ} pin going LOW. When \overline{ZZ} is LOW, all pins are ignored except the \overline{ZZ} pin. When \overline{ZZ} is deasserted HIGH, there is some time delay (t_{ZZEX}) before the user can access the device.

If sleep mode is not used, the \overline{ZZ} pin must be tied to V_{DD} .




Figure 2 Sleep/standby state diagram

3.7 SRAM drop-in replacement

The CYRS15B101N is designed to be a drop-in replacement for standard asynchronous SRAMs. The device does not require \overline{CE} to toggle for each new address. \overline{CE} may remain LOW indefinitely. While \overline{CE} is LOW, the device automatically detects address changes and a new access begins. This functionality allows \overline{CE} to be grounded, similar to an SRAM. It also allows page mode operation at speeds up to 33 MHz. Note that if \overline{CE} is tied to ground, the user must be sure \overline{WE} is not LOW at power-up or power-down events. If \overline{CE} and \overline{WE} are both LOW during power cycles, data will be corrupted. Figure 3 shows a pull-up resistor on \overline{WE} , which will keep the pin HIGH during power cycles, assuming the MCU/MPU pin tristates during the reset condition. The pull-up resistor value should be chosen to ensure the \overline{WE} pin tracks V_{DD} to a high enough value, so that the current drawn when \overline{WE} is LOW is not an issue. A 10-k Ω resistor draws 330 μ A when \overline{WE} is LOW and $V_{DD} = 3.3$ V.




Figure 3 Use of pull-up resistor on \overline{WE}

For applications that require the lowest power consumption, the \overline{CE} signal should be active (LOW) only during memory accesses. The CYRS15B101N draws supply current while \overline{CE} is LOW, even if addresses and control signals are static. While \overline{CE} is HIGH, the device draws no more than the maximum standby current, I_{SB} .

The \overline{UB} and \overline{LB} byte select pins are active for both read and write cycles (64K × 16 config only).

3.8 Endurance

The CYRS15B101N is capable of being accessed at least 10^{14} times – reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis. The F-RAM architecture is based on an array of rows and columns. Rows are defined by A_{16-2} and column addresses by A_{1-0} . The array is organized as 16K rows of four words each. The entire row is internally accessed once whether a single 16-bit word or all four words are read or written. Each word in the row is counted only once in an endurance calculation.

The user may choose to write CPU instructions and run them from a certain address space. Table 2 shows endurance calculations for a 256-byte repeating loop, which includes a starting address, three-page mode accesses, and a \overline{CE} precharge. The number of bus clock cycles needed to complete a four-word transaction is 4 + 1 at lower bus speeds, but 5 + 2 at 33 MHz due to initial read latency and an extra clock cycle to satisfy the device's precharge timing constraint t_{PC} . The entire loop causes each byte to experience only one endurance cycle. The F-RAM read and write endurance is virtually unlimited even at a 33-MHz system bus clock rate.

Table 2 Time to reach 10 trillion cycles for repeating 256-byte loop

Bus freq (MHz)	Bus cycle time (ns)	256-byte transaction time (μ s)	Endurance cycles/sec	Endurance cycles/yr	Years to reach 10^{13} cycles
33	30	10.56	94,690	2.98×10^{12}	33.5
25	40	12.8	78,125	2.46×10^{12}	40.6
10	100	28.8	34,720	1.09×10^{12}	91.7
5	200	57.6	17,360	5.47×10^{11}	182.8

4 Absolute maximum ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Table 3 Absolute maximum ratings

Parameter		Max ratings
Storage temperature		–65°C to +125°C
Maximum accumulated storage time	At 150°C ambient temperature	1000 h
	At 125°C ambient temperature	11000 h
	At 85°C ambient temperature	121 years
Ambient temperature with power applied		–55°C to +125°C
Supply voltage on V_{DD} relative to V_{SS}		–1.0 to +4.5 V
Voltage applied to outputs in High-Z state		–0.5 V to $V_{DD} + 0.5$ V
Input voltage		–1.0 to +4.5 V and $V_{IN} < V_{DD} + 1.0$ V
Transient voltage (< 20 ns) on any pin to ground potential		–2.0 V to $V_{CC} + 2.0$ V
Package power dissipation capability ($T_A = 25^\circ\text{C}$)		1.0 W
Surface mount Pb soldering temperature (3 seconds)		+260°C
DC output current (1 output at a time, 1 s duration)		15 mA
Static discharge voltage		
Human body model (AEC-Q100-002 Rev. E)		2 kV
Charged device model (AEC-Q100-011 Rev. B)		500 V
Latch-up current		> 140 mA
Device weight		1.76 g (typical)

Operating range

5 Operating range

Table 4 **Operating range**

Range	Ambient temperature (T _A)	V _{DD}
Military	–55°C to +125°C	2.0 V to 3.6 V

6 DC electrical characteristics

Table 5 DC electrical characteristics

Over the **Operating range**

Parameter	Description	Test conditions	Min	Typ ^[1]	Max	Unit
V_{DD}	Power supply voltage		2.0	3.3	3.6	V
I_{DD}	V_{DD} supply current	$V_{DD} = 3.6$ V, CE cycling at min. cycle time. All inputs toggling at CMOS levels (0.2 V or $V_{DD} - 0.2$ V), all DQ pins unloaded.	–	7	20	mA
I_{SB}	V_{DD} standby current	$V_{DD} = 3.6$ V, CE at V_{DD} , All other pins are static and at CMOS levels (0.2 V or $V_{DD} - 0.2$ V), ZZ is HIGH.	TID = 0 krad	–	100	700 μ A
			TID = 150 krad	–	–	6 mA
I_{ZZ}	Sleep mode current	$V_{DD} = 3.6$ V, ZZ is LOW, All other inputs V_{SS} or V_{DD} .	TID = 0 krad	–	3	20 μ A
			TID = 150 krad	–	–	8 mA
I_{LI}	Input leakage current	V_{IN} between V_{DD} and V_{SS}	–	–	± 10	μ A
I_{LO}	Output leakage current	V_{OUT} between V_{DD} and V_{SS}	–	–	± 10	μ A
V_{IH1}	Input HIGH voltage	$V_{DD} = 2.7$ to 3.6 V	2.2	–	$V_{DD} + 0.3$	V
V_{IH2}	Input HIGH voltage	$V_{DD} = 2.0$ to 2.7 V	$0.7 \times V_{DD}$	–	–	V
V_{IL1}	Input LOW voltage	$V_{DD} = 2.7$ to 3.6 V	–0.3	–	0.8	V
V_{IL2}	Input LOW voltage	$V_{DD} = 2.0$ to 2.7 V	–0.3	–	$0.3 \times V_{DD}$	V
V_{OH1}	Output HIGH voltage	$I_{OH} = -1$ mA, $V_{DD} > 2.7$ V	2.4	–	–	V
V_{OH2}	Output HIGH voltage	$I_{OH} = -100$ μ A	$V_{DD} - 0.2$	–	–	V
V_{OL1}	Output LOW voltage	$I_{OL} = 2$ mA, $V_{DD} > 2.7$ V	–	–	0.4	V
V_{OL2}	Output LOW voltage	$I_{OL} = 150$ μ A	–	–	0.2	V

Note

1. Typical values are at 25°C, $V_{DD} = V_{DD(typ)}$. Not 100% tested.

7 Data retention and endurance

Table 6 Data retention and endurance

Parameter	Description	Test condition	Min	Max	Unit
T _{DR}	Data retention	T _A = 125°C	11000	–	Hours
		T _A = 105°C	11	–	Years
		T _A = 85°C	121	–	Years
NV _C	Endurance	Over operating temperature	10 ¹³	–	Cycles

8 Capacitance

Table 7 Capacitance

Parameter	Description	Test conditions	Max	Unit
C _{I/O}	Input/output capacitance (DQ)	T _A = 25°C, f = 1 MHz, V _{DD} = V _{DD(Typ)}	8	pF
C _{IN}	Input capacitance		6	pF
C _{ZZ}	Input capacitance of $\overline{\text{ZZ}}$ pin		8	pF

Thermal resistance

9 Thermal resistance

Table 8 Thermal resistance

Parameter	Description	Test conditions	44-pin TSOP II	Unit
Θ_{JC}	Thermal resistance (junction to case)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	25	°C/W

10 AC test conditions

Table 9 AC test conditions

Parameter and description	Values
Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	≤ 3 ns
Input and output timing reference levels	1.5 V
Output load capacitance	30 pF

11 AC switching characteristics

Table 10 AC switching characteristics

Over the **Operating range**

Parameters ^[2]		Description	V _{DD} = 2.0 V to 2.7 V		V _{DD} = 2.7 V to 3.6 V		Unit
Parameter	Alt parameter		Min	Max	Min	Max	
SRAM read cycle							
t _{CE}	t _{ACE}	Chip enable access time	–	70	–	60	ns
t _{RC}	–	Read cycle time	105	–	90	–	ns
t _{AA}	–	Address access time, A _{15–2}	–	105	–	90	ns
t _{OH}	t _{OHA}	Output hold time, A _{15–2}	20	–	20	–	ns
t _{AAP}	–	Page mode access time, A _{1–0}	–	40	–	30	ns
t _{OHP}	–	Page mode output hold time, A _{1–0}	3	–	3	–	ns
t _{CA}	–	Chip enable active time	70	–	60	–	ns
t _{PC}	–	Precharge time	35	–	30	–	ns
t _{BA}	t _{BW}	$\overline{\text{UB}}$, $\overline{\text{LB}}$ access time	–	25	–	15	ns
t _{AS}	t _{SA}	Address setup time (to CE LOW)	0	–	0	–	ns
t _{AH}	t _{HA}	Address hold time (CE controlled)	70	–	60	–	ns
t _{OE}	t _{DOE}	Output enable access time	–	25	–	15	ns
t _{HZ} ^[3, 4]	t _{HZCE}	Chip enable to output HI-Z	–	15	–	10	ns
t _{OHZ} ^[3, 4]	t _{HZOE}	Output enable HIGH to output HI-Z	–	15	–	10	ns
t _{BHZ} ^[3, 4]	t _{HZBE}	$\overline{\text{UB}}$, $\overline{\text{LB}}$ HIGH to output HI-Z	–	15	–	10	ns
SRAM write cycle							
t _{WC}	t _{WC}	Write cycle time	105	–	90	–	ns
t _{CA}	–	Chip enable active time	70	–	70	–	ns
t _{CW}	t _{SCE}	Chip enable to write enable HIGH	70	–	70	–	ns
t _{PC}	–	Precharge time	35	–	30	–	ns
t _{PWC}	–	Page mode write enable cycle time	40	–	40	–	ns

Notes

- Test conditions assume a signal transition time of 3 ns or less, timing reference levels of $0.5 \times V_{DD}$, input pulse levels of 0 to 3 V, output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance shown in “**AC test conditions**” on page 16.
- t_{HZ}, t_{OHZ} and t_{BHZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
- This parameter is characterized but not 100% tested.
- t_{WZ} is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high-impedance state.

Table 10 AC switching characteristics (continued)

Over the **Operating range**

Parameters ^[2]		Description	V _{DD} = 2.0 V to 2.7 V		V _{DD} = 2.7 V to 3.6 V		Unit
Parameter	Alt parameter		Min	Max	Min	Max	
t _{WP}	t _{PWE}	Write enable pulse width	22	–	18	–	ns
t _{WP2}	t _{BW}	UB, LB pulse width	22	–	18	–	ns
t _{WP3}	t _{PWE}	WE LOW to UB, LB HIGH	22	–	18	–	ns
t _{AS}	t _{SA}	Address setup time (to CE LOW)	0	–	0	–	ns
t _{AH}	t _{HA}	Address hold time (CE controlled)	70	–	60	–	ns
t _{ASP}	–	Page mode address setup time (to WE LOW)	8	–	5	–	ns
t _{AHP}	–	Page mode address hold time (to WE LOW)	20	–	15	–	ns
t _{WLC}	t _{PWE}	Write enable LOW to chip disabled	30	–	25	–	ns
t _{BLC}	t _{BW}	UB, LB LOW to chip disabled	30	–	25	–	ns
t _{WLA}	–	Write enable LOW to address change, A _{15–2}	30	–	25	–	ns
t _{AWH}	–	Address change to write enable HIGH, A _{15–2}	105	–	90	–	ns
t _{DS}	t _{SD}	Data input setup time	20	–	15	–	ns
t _{DH}	t _{HD}	Data input hold time	0	–	0	–	ns
t _{WZ} ^[4, 5]	t _{HZWE}	Write enable LOW to output HI-Z	–	10	–	10	ns
t _{WX} ^[4]	–	Write enable HIGH to output driven	10	–	8	–	ns
t _{BDS}	–	Byte disable setup time (to WE LOW)	8	–	5	–	ns
t _{BDH}	–	Byte disable hold time (to WE HIGH)	8	–	5	–	ns

Notes

- Test conditions assume a signal transition time of 3 ns or less, timing reference levels of $0.5 \times V_{DD}$, input pulse levels of 0 to 3 V, output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance shown in **“AC test conditions”** on page 16.
- t_{HZ}, t_{OHZ} and t_{BHZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
- This parameter is characterized but not 100% tested.
- t_{WZ} is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high-impedance state.




Figure 4 Read cycle timing No. 1 ($\overline{\text{CE}}$ LOW, $\overline{\text{OE}}$ LOW)




Figure 5 Read cycle timing No. 2 ($\overline{\text{CE}}$ controlled)




Figure 6 Page mode read cycle timing ^[6]

Note

6. Although sequential column addressing is shown, it is not required.




Figure 7 Write cycle timing No. 1 ($\overline{\text{WE}}$ controlled) ^[7]




Figure 8 Write cycle timing No. 2 ($\overline{\text{CE}}$ controlled)

Note

7. $\overline{\text{OE}}$ (not shown) is LOW only to show the effect of $\overline{\text{WE}}$ on DQ pins.




Figure 9 Write cycle timing No. 3 (\overline{CE} LOW) [8]




Figure 10 Write cycle timing No. 4 (\overline{CE} LOW) [9]




Figure 11 Page mode write cycle timing

Notes

8. \overline{OE} (not shown) is LOW only to show the effect of \overline{WE} on DQ pins.
9. UB and LB to show byte enable and byte masking cases.

12 Power cycle and sleep mode timing

Table 11 Power cycle and sleep mode timing

Over the **Operating range**

Parameter	Description	Min	Max	Unit
t_{PU}	Power-up (after V_{DD} min. is reached) to first access time	1	–	ms
t_{PD}	Last write (\overline{WE} HIGH) to power down time	0	–	ms
$t_{VR}^{[10]}$	V_{DD} power-up ramp rate	50	–	$\mu s/V$
$t_{VF}^{[10]}$	V_{DD} power-down ramp rate	100	–	$\mu s/V$
t_{ZZH}	\overline{ZZ} active to DQ HI-Z time	–	20	ns
t_{WEZZ}	Last write to sleep mode entry time	0	–	μs
t_{ZZL}	\overline{ZZ} active LOW time	1	–	μs
t_{ZZEN}	Sleep mode entry time (\overline{ZZ} LOW to \overline{CE} don't care)	–	0	μs
t_{ZZEX}	Sleep mode exit time (\overline{ZZ} HIGH to 1 st access after wakeup)	–	500	μs




Figure 12 Power cycle and sleep mode timing

Note

10. Slope measured at any point on the V_{DD} waveform.

13 Functional truth table

Table 12 Functional truth table

$\overline{\text{CE}}$	$\overline{\text{WE}}$	A_{16-2}	A_{1-0}	$\overline{\text{ZZ}}$	Operation ^[11, 12]
X	X	X	X	L	Sleep mode
H	X	X	X	H	Standby/idle
↓	H	V	V	H	Read
L	H	V	V	H	
L	H	No Change	Change	H	Page mode read
L	H	Change	V	H	Random read
↓	L	V	V	H	$\overline{\text{CE}}$ -controlled write ^[12]
L	L	V	V	H	
L	↓	V	V	H	$\overline{\text{WE}}$ -controlled write ^[12, 13]
L	↓	No Change	V	H	Page mode write ^[14]
↑	X	X	X	H	Starts precharge
L	X	X	X	H	

Notes

11.H = Logic HIGH, L = Logic LOW, V = Valid Data, X = Don't Care, ↓ = toggle LOW, ↑ = toggle HIGH.

12.For write cycles, data-in is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever comes first.

13. $\overline{\text{WE}}$ -controlled write cycle begins as a Read cycle and then A_{15-2} is latched.

14.Addresses A_{1-0} must remain stable for at least 15 ns during page mode operation.

14 Byte select truth table (64K × 16)

Table 13 Byte select truth table

\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Operation ^[15]
H	H	X	X	Read; Outputs disabled
	X	H	H	
H	L	H	L	Read upper byte; HI-Z lower byte
		L	H	Read lower byte; HI-Z upper byte
		L	L	Read both bytes
L	X	H	L	Write upper byte; Mask lower byte
		L	H	Write lower byte; Mask upper byte
		L	L	Write both bytes

Note

15. The \overline{UB} and \overline{LB} pins may be grounded if 1) the system does not perform byte writes and 2) the device is not configured as a 128K × 8.


15 Ordering information

Table 14 Ordering information


Access time (ns)	Product	Package diagram	Package type	Operating range
60	CYRS15B101N-GGMB	002-33895	44-pin ceramic TSOP package	Military
	CYPT15B101N-GGMB		44-pin ceramic TSOP package, prototype unit	
	5962R2321302VXC		44-pin ceramic TSOP package, QML-V certified unit	

All the above parts are Pb-free.

15.1 Ordering code definitions



16 Package diagram



Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
A	2.986	3.842	E	9.96	10.36
b	0.300	0.400	E2	5.280	5.680
b2	0.150	0.250	e	0.80 BSC	
c	0.05	---	f	0.406	0.597
D	18.215	18.615	L	0.839 NOM (ref)	
D1	16.60	17.00	M	11.735	11.938
N	44				

NOTES:

1. Index area: a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the area shown. The manufacturer's identification shall not be used as pin one identification mark.

002-33895 Rev. **

Figure 13 44-lead ceramic TSOP (10.16 × 18.415 × 3.842 mm) GG44A package outline, 002-33895

17 Acronyms

Table 15 Acronyms used in this document

Acronym	Description
$\overline{\text{UB}}$	upper byte
$\overline{\text{LB}}$	lower byte
$\overline{\text{CE}}$	chip enable
CMOS	complementary metal oxide semiconductor
EIA	Electronic Industries Alliance
F-RAM	ferroelectric random access memory
I/O	input/output
$\overline{\text{OE}}$	output enable
RoHS	Restriction of Hazardous Substances
RW	read and write
SRAM	static random access memory
TSOP	thin small outline package
$\overline{\text{WE}}$	write enable

18 Document conventions

18.1 Units of measure

Table 16 Units of measure

Symbol	Unit of measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohms
MHz	megahertz
μA	microamperes
μF	microfarads
μs	microseconds
mA	milliamperes
ms	milliseconds
MΩ	megaohms
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts

Revision history

Document revision	Date	Description of changes
*B	2024-04-24	Release to web.
*C	2024-05-20	Updated web metadata.
*D	2024-06-07	Updated “latch-up immunity” value in Radiation performance .

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-06-07

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2024 Infineon Technologies AG.
All Rights Reserved.**

Do you have a question about this document?

Email:
erratum@infineon.com

**Document reference
002-34171 Rev. *D**

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.