

# 16-Mb hardened static RAM with ECC and RADSTOP™ technology

(1M × 16)

## Radiation performance

- Radiation data
  - Total dose = 200 krad
  - Embedded ECC for single-bit error correction<sup>[1, 2]</sup>
  - Soft error rate (both heavy ion and proton) heavy ions  $\leq 1 \times 10^{-10}$  upsets/bit-day
  - Neutron =  $1.5 \times 10^{11}$  N/cm<sup>2</sup>
  - Dose rates:
    - $\geq 3.0 \times 10^8$  (rad(Si)/s) (R/W)
    - $\geq 2.0 \times 10^9$  (rad(Si)/s) (static)
  - Dose rate latch-up survivability  $\geq 5.0 \times 10^{10}$  (rad(Si)/s) (125°C)
  - Latch-up immunity  $>60$  MeV.cm<sup>2</sup>/mg (95°C)
- Processing flows
  - V Grade - Class V flow in compliance with MIL-PRF 38535
- Prototyping options
  - CYPT1061G prototype units with the same functional and timing as flight units using non-radiation hardened die in a 54-lead ceramic TSOP package

## Features

- Temperature ranges
  - Military/Space: -55°C to 125°C
- High speed
  - $t_{AA} = 10$  ns
- Low active power
  - $I_{CC} = 90$  mA at 10 ns (typical)
- Low CMOS standby power
  - $I_{SB2} = 20$  mA (typical)
- 1.0 V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}^{[3]}$  and  $\overline{OE}$  features
- Available in gold-plated 54-lead ceramic TSOP package

## Notes


1. This device does not support automatic write-back on error detection.
2. SER FIT Rate  $< 0.1$  FIT/Mb. See [AN88889](#) for details.
3.  $\overline{CE}$  is the logical combination of  $\overline{CE1}$  and  $\overline{CE2}$ .

# 16-Mb hardened static RAM with ECC and RADSTOP™ technology (1M × 16)



Logic block diagram

## Logic block diagram



## Table of contents

<b>Radiation performance</b> .....	<b>1</b>
<b>Features</b> .....	<b>1</b>
<b>Logic block diagram</b> .....	<b>2</b>
<b>Table of contents</b> .....	<b>3</b>
<b>1 Functional description</b> .....	<b>4</b>
<b>2 Selection guide</b> .....	<b>5</b>
<b>3 Pin configuration</b> .....	<b>6</b>
<b>4 Maximum ratings</b> .....	<b>7</b>
<b>5 Operating range</b> .....	<b>8</b>
<b>6 DC electrical characteristics</b> .....	<b>9</b>
<b>7 Capacitance</b> .....	<b>10</b>
<b>8 Thermal resistance</b> .....	<b>11</b>
<b>9 AC test loads and waveforms</b> .....	<b>12</b>
<b>10 Data retention characteristics and waveforms</b> .....	<b>13</b>
<b>11 AC switching characteristics and waveforms</b> .....	<b>14</b>
<b>12 Truth table</b> .....	<b>18</b>
<b>13 Ordering information</b> .....	<b>19</b>
13.1 Ordering code definitions .....	19
<b>14 Package diagram</b> .....	<b>20</b>
<b>15 Acronyms</b> .....	<b>21</b>
<b>16 Document conventions</b> .....	<b>22</b>
16.1 Units of measure .....	22
<b>17 Glossary</b> .....	<b>23</b>
<b>Revision history</b> .....	<b>24</b>

## 1 Functional description

CYRS1061G is a high-performance CMOS static RAM organized as 1M words by 16 bits with RADSTOP™ technology and embedded ECC. Infineon's state-of-the-art RADSTOP™ technology is radiation-hardened through proprietary design and process-hardening techniques. The 16-Mb fast asynchronous SRAM with the RADSTOP™ technology is also QML V certified with Defense Logistics Agency Land and Maritime (DLAM).

ECC logic can detect and correct single-bit error in read data word during read cycles.

This device is dual Chip Enable input and is accessed by asserting both Chip Enable inputs -  $\overline{CE}_1$  as LOW and  $CE_2$  as HIGH.

To perform data writes, assert the Write Enable ( $\overline{WE}$ ) input LOW and provide the data and address on the device data pins ( $I/O_0$  through  $I/O_{15}$ ) and address pins ( $A_0$  through  $A_{19}$ ) respectively. The Byte High Enable ( $\overline{BHE}$ ) and Byte Low Enable ( $\overline{BLE}$ ) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified.  $\overline{BHE}$  controls  $I/O_8$  through  $I/O_{15}$  and  $\overline{BLE}$  controls  $I/O_0$  through  $I/O_7$ .

To perform data reads, assert the Output Enable ( $\overline{OE}$ ) input and provide the required address on the address lines. Read data is accessible on I/O lines ( $I/O_0$  through  $I/O_{15}$ ). You can perform byte accesses by asserting the required byte enable signal ( $\overline{BHE}$  or  $\overline{BLE}$ ) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os ( $I/O_0$  through  $I/O_{15}$ ) are placed in a High-Z state when the device is deselected ( $\overline{CE}^{[4]}$  HIGH), or control signals are de-asserted ( $\overline{OE}$ ,  $\overline{BLE}$ ,  $\overline{BHE}$ ). See [Logic block diagram](#).

The CYRS1061G military device is available in 54-lead ceramic TSOP package with center power and ground (revolutionary) pinout.

For best practice recommendations, see white paper, [SRAM Board Design Guidelines](#).

### Notes


4.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ .

## 2 Selection guide

**Table 1** Selection guide

<b>Description</b>	<b>3.3 V / 5.0 V</b>	<b>Unit</b>
Maximum access time	10	ns
Maximum operating current	160	mA
Maximum CMOS standby current	50	

### 3 Pin configuration



**Figure 1** 54-lead ceramic TSOP II (22.4 x 11.84 x 3.038 mm) package pinout (Top view)<sup>[5, 6]</sup>

#### Notes

5. NC leads are not connected on the die.
6. CE is the logical combination of CE1 and CE2.

Maximum ratings

## 4 Maximum ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

**Table 2** Maximum ratings

Parameter	Ratings
Storage temperature	-65°C to +150°C
Ambient temperature with power applied	-55°C to +125°C
Supply voltage on V <sub>CC</sub> relative to GND <sup>[7]</sup>	-0.5 V to +6.0 V
DC voltage applied to outputs in High Z state <sup>[7]</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V
DC input voltage <sup>[7]</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V
Package power dissipation capability (T <sub>A</sub> = 25°C)	1.0 W
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 140 mA

### Notes

7. Full device AC operation assumes a 100-μs ramp time from 0 to V<sub>CC</sub>(min) and 100-μs wait time after V<sub>CC</sub> stabilization.

Operating range

## 5 Operating range

**Table 3** Operating range

Range	Ambient temperature	V <sub>CC</sub>	Speed
Military/Space	-55°C to +125°C	2.2 V to 3.6 V	10 ns
		4.5 V to 5.5 V	10 ns

## 6 DC electrical characteristics

**Table 4 DC electrical characteristics**

Over the operating range

Parameter	Description	Test conditions	Military/Space		Unit	
			Min	Max		
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.2 V to 2.7 V	2.0	-	V
		V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.7 V to 3.0 V	2.2	-	
		V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	3.0 V to 3.6 V	2.4	-	
		V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	4.5 V to 5.5 V	2.4	-	
		V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	4.5 V to 5.5 V	V <sub>CC</sub> - 0.4	-	
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA	2.2 V to 2.7 V	-	0.4	V
		V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	2.7 V to 3.6 V	-	0.4	
		V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	4.5 V to 5.5 V	-	0.4	
V <sub>IH</sub>	Input HIGH voltage		2.2 V to 2.7 V	2.0	V <sub>CC</sub> + 0.3	V
			2.7 V to 3.6 V	2.0	V <sub>CC</sub> + 0.3	
			4.5 V to 5.5 V	2.0	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input LOW voltage		2.2 V to 2.7 V	-0.3	0.6	V
			2.7 V to 3.6 V	-0.3	0.8	
			4.5 V to 5.5 V	-0.5	0.8	
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-5	+5	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , output disabled		-5	+5	
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	100 MHz	-	160	mA
I <sub>SB1</sub>	Automatic CE power-down current - TTL inputs	Max V <sub>CC</sub> , $\overline{CE}^{[8]} \geq V_{IH}$ V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		-	60	
I <sub>SB2</sub>	Automatic CE power-down current - CMOS inputs	Max V <sub>CC</sub> , $\overline{CE}^{[8]} \geq V_{CC} - 0.2 V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V, or V <sub>IN</sub> ≤ 0.2 V, f = 0		-	50	

### Notes

8.  $\overline{CE}$  is the logical combination of  $\overline{CE}1$  and CE2.

Capacitance

## 7 Capacitance

**Table 5** Capacitance

Parameter <sup>[9]</sup>	Description	Test conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	10	pF
C <sub>OUT</sub>	I/O capacitance		10	

### Notes

9. Tested initially and after any design or process changes that may affect these parameters.

Thermal resistance

## 8 Thermal resistance


**Table 6 Thermal resistance**

<b>Parameter<sup>[10]</sup></b>	<b>Description</b>	<b>Test Conditions</b>	<b>Ceramic flat package</b>	<b>Unit</b>
$\Theta_{JC}$	Thermal resistance (junction to case)	Test according to MIL-PRF 38538	3.38	°C/W

### Notes

10. Tested initially and after any design or process changes that may affect these parameters.

## 9 AC test loads and waveforms



**Figure 2 AC test loads and waveforms**<sup>[11]</sup>

**Table 7 AC test conditions**

Parameters	3.0 V	5.0 V	Unit
R1	317	317	$\Omega$
R2	351	351	
$V_{TH}$	1.5	1.5	V
$V_{HIGH}$	3	3	

**Notes**


11.Full device AC operation assumes a 100- $\mu\text{s}$  ramp time from 0 to  $V_{CC}(\text{min})$  and 100- $\mu\text{s}$  wait time after  $V_{CC}$  stabilization.

## 10 Data retention characteristics and waveforms

**Table 8 Data retention characteristics**

Over the operating range

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	$V_{CC}$ for data retention	–	1.0	–	V
$I_{CCDR}$	Data retention current	$V_{CC} = V_{DR}, \overline{CE}^{[14]} \geq V_{CC} - 0.2 V,$ $V_{IN} \geq V_{CC} - 0.2 V$ or $V_{IN} \leq 0.2 V$	–	50.0	mA
$t_{CDR}^{[12]}$	Chip deselect to data retention time	–	0	–	ns
$t_R^{[12, 13]}$	Operation recovery time	$V_{CC} \geq 2.2 V$	10.0	–	
		$V_{CC} < 2.2 V$	12.0	–	



**Figure 3 Data retention waveform<sup>[14]</sup>**

### Notes

12. Tested initially and after any design or process changes that may affect these parameters.
13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \geq 100 \mu s$  or stable at  $V_{CC(min.)} \geq 100 \mu s$ .
14. CE is the logical combination of CE1 and CE2.

## 11 AC switching characteristics and waveforms


**Table 9 AC switching characteristics**

Over the operating range


Parameter <sup>[15]</sup>	Description	10 ns		Unit
		Min	Max	
<b>Read Cycle</b>				
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[16, 17]</sup>	100	–	μs
t <sub>RC</sub>	Read cycle time	10	–	ns
t <sub>AA</sub>	Address to data valid	–	10	
t <sub>OHA</sub>	Data hold from address change	3	–	
t <sub>ACE</sub>	$\overline{\text{CE}}$ LOW to data valid <sup>[21]</sup>	–	10	
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to data valid	–	5	
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to low Z <sup>[18, 19, 20]</sup>	0	–	
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to High-Z <sup>[18, 19, 20]</sup>	–	5	
t <sub>LZCE</sub>	$\overline{\text{CE}}$ LOW to low Z <sup>[18, 19, 20, 21]</sup>	3	–	
t <sub>HZCE</sub>	$\overline{\text{CE}}$ HIGH to High-Z <sup>[18, 19, 20, 21]</sup>	–	5	
t <sub>PU</sub>	$\overline{\text{CE}}$ LOW to Power-up <sup>[17, 21]</sup>	0	–	
t <sub>PD</sub>	$\overline{\text{CE}}$ HIGH to Power-down <sup>[17, 21]</sup>	–	10	
<b>Write Cycle</b> <sup>[19, 20]</sup>				
t <sub>WC</sub>	Write cycle time	10	–	ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ LOW to write end <sup>[17, 21]</sup>	7	–	
t <sub>AW</sub>	Address setup to write end	7	–	
t <sub>HA</sub>	Address hold from write end	0	–	
t <sub>SA</sub>	Address setup to write start	0	–	
t <sub>PWE</sub>	$\overline{\text{WE}}$ pulse width	7	–	
t <sub>SD</sub>	Data setup to write end	5	–	
t <sub>HD</sub>	Data hold from write end	0	–	
t <sub>LZWE</sub>	$\overline{\text{WE}}$ HIGH to low Z <sup>[18, 19, 20]</sup>	3	–	
t <sub>HZWE</sub>	$\overline{\text{WE}}$ LOW to High-Z <sup>[18, 19, 20]</sup>	–	5	

### Notes

15. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3 V). Test conditions for the read cycle use output loading shown in part (a) of **Figure 2**, unless specified otherwise.
16. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed.
17. These parameters are guaranteed by design and are not tested.
18. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, t<sub>LZOE</sub>, t<sub>LZCE</sub>, and t<sub>LZWE</sub> are specified with a load capacitance of 5 pF as shown in (b) of **Figure 2**. Transition is measured ±200 mV from steady state voltage.
19. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
20. Tested initially and after any design or process changes that may affect these parameters.
21.  $\overline{\text{CE}}$  is the logical combination of CE1 and CE2.



**Figure 4** Read Cycle No. 1 [22, 23]



**Figure 5** Read Cycle No. 2 ( $\overline{OE}$  Controlled,  $\overline{WE}$  HIGH) [23, 24, 25]

**Notes**

- 22. The device is continuously selected,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ .
- 23.  $\overline{WE}$  is HIGH for read cycle.
- 24. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 25.  $\overline{CE}$  is the logical combination of  $\overline{CE1}$  and  $\overline{CE2}$ .




Figure 6 Write Cycle No. 1 ( $\overline{CE}$  Controlled) [27, 28, 31]




Figure 7 Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH during Write) [27, 28, 31]

**Notes**

- 26. During this period the I/Os are in the output state and input signals should **not** be applied.
- 27. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 28. Data I/O is in High-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 29. The minimum write cycle width should be sum of  $t_{HZWE}$  and  $t_{SD}$ .
- 30. The input voltage levels on these pins should be either at  $V_{IH}$  or  $V_{IL}$ .
- 31.  $\overline{CE}$  is the logical combination of CE1 and CE2.




Figure 8 Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[33, 34, 35, 36]</sup>




Figure 9 Write Cycle No. 4 ( $\overline{BLE}$  or  $\overline{BHE}$  Controlled)<sup>[33, 34, 36]</sup>

**Notes**

- 32. During this period the I/Os are in the output state and input signals should not be applied.
- 33. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 34. Data I/O is in High-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 35. The minimum write cycle width should be sum of  $t_{HZWE}$  and  $t_{SD}$ .
- 36.  $\overline{CE}$  is the logical combination of CE1 and CE2.

Truth table

## 12 Truth table

**Table 10 Truth table**

<b>CE<sup>[38]</sup></b>	<b><math>\overline{\text{OE}}</math></b>	<b><math>\overline{\text{WE}}</math></b>	<b>BLE</b>	<b>BHE</b>	<b>I/O<sub>0</sub>-I/O<sub>7</sub></b>	<b>I/O<sub>8</sub>-I/O<sub>15</sub></b>	<b>Mode</b>	<b>Power</b>
H	X <sup>[37]</sup>	X <sup>[37]</sup>	X <sup>[37]</sup>	X <sup>[37]</sup>	High-Z	High-Z	Power down	Standby (I <sub>SB</sub> )
L	L	H	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	H	L	H	Data out	High-Z	Read lower bits only	
L	L	H	H	L	High-Z	Data out	Read upper bits only	
L	X	L	L	L	Data in	Data in	Write all bits	
L	X	L	L	H	Data in	High-Z	Write lower bits only	
L	X	L	H	L	High-Z	Data in	Write upper bits only	
L	H	H	X	X	High-Z	High-Z	Selected, outputs disabled	
L	X	X	H	H	High-Z	High-Z	Selected, outputs disabled	

**Note**

37. The input voltage levels on these pins should be either at V<sub>IH</sub> or V<sub>IL</sub>.  
38. CE is the logical combination of CE1 and CE2.

Ordering information

## 13 Ordering information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Infineon website at [www.infineon.com](http://www.infineon.com) and see product summary page at [www.infineon.com/products](http://www.infineon.com/products).


Infineon maintains a worldwide network of offices, solution centers, manufacturer’s representatives and distributors. To find the office closest to you, visit us at [www.infineon.com/datasheet/offices](http://www.infineon.com/datasheet/offices).

**Table 11 Ordering information**

Speed (ns)	Ordering code	Package diagram	Package type	Operating range
10	CYRS1061G30-10GGMB	002-18372	54-lead ceramic TSOP II package	Military
10	CYPT1061G30-10GGMB		54-lead ceramic TSOP II package, Prototype part	
10	5962R2020201VXC		54-lead ceramic TSOP II package, DLAM QML-V part	

Contact your local Infineon sales representative for availability of these parts.

### 13.1 Ordering code definitions



Package diagram

## 14 Package diagram




Figure 10 54-lead ceramic TSOP II (22.4 × 11.84 × 3.038 mm) GG54, (CG-TSOP-54)

## 15 Acronyms

**Table 12 Acronyms used in this document**

<b>Acronym</b>	<b>Description</b>
$\overline{\text{CE}}$	chip enable
CMOS	complementary metal oxide semiconductor
DLAM	Defense Logistics Agency Land and Maritime
DNU	do not use
ECC	error correcting code
EDAC	error detection and correction
I/O	input/output
LET	linear energy transfer
$\overline{\text{OE}}$	output enable
QML	qualified manufacturers list
SEC-DED	single error correction – double error detection
SEL	single-event latch-up
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
$\overline{\text{WE}}$	write enable

## **16 Document conventions**

### **16.1 Units of measure**

**Table 13 Units of measure**

<b>Symbol</b>	<b>Unit of measure</b>
°C	degree celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
ns	nanosecond
%	percent
pF	picofarad
V	volt
W	watt

## 17 Glossary

**Table 14** Glossary

<b>Total dose</b>	Permanent device damage due to ions over device life
<b>Heavy ion</b>	Instantaneous device latch up due to single ion
<b>LET</b>	Linear energy transfer (measured in MeVcm <sup>2</sup> )
<b>krad</b>	Unit of measurement to determine device life in radiation environments.
<b>Neutron</b>	Permanent device damage due to energetic neutrons or protons.
<b>Prompt dose</b>	Data loss of permanent device damage due to X-rays and gamma rays < 20 ns
<b>RADSTOP™ technology</b>	Infineon's patented Rad Hard design methodology
<b>QML V</b>	Space level certification from DSCC
<b>DLAM</b>	Defense Logistics Agency Land and Maritime
<b>LSBU</b>	Logical Single Bit Upset; Single bits in a single correction word are in error
<b>LMBU</b>	Logical Multi Bit Upset; Multiple bits in a single correction word are in error

Revision history

## Revision history

Document revision	Date	Description of changes
*C	2025-03-05	Publish to web. Updated package outline title in <b>Figure 10</b> . Updated cross-references for note lists in the document. Updated broken hyperlinks.

**Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2025-03-05**

**Published by**

**Infineon Technologies AG  
81726 Munich, Germany**

**© 2025 Infineon Technologies AG.  
All Rights Reserved.**

**Do you have a question about this document?**

**Email:**

[erratum@infineon.com](mailto:erratum@infineon.com)

**Document reference**

**002-27271 Rev. \*C**

**IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

**WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.