

4-MB MoBL™ ultra-low-power RAM with ECC

(512K words × 8-bit)

Features

- High speed: 45 ns/55 ns
- Ultra-low standby power
 - Typical standby current: 3.5 µA
 - Maximum standby current: 8.7 µA
- Embedded ECC for single-bit error correction^[1]
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Pb-free 32-pin SOIC and 32-pin TSOP II/STSOP packages

Functional description

CY62148G is a high-performance CMOS low-power (MoBL™) SRAM device with embedded ECC^[1]. This device is offered multiple pin configurations.

Device is accessed by asserting the chip enable ($\overline{CE}$) input LOW. Data writes are performed by asserting the write enable (WE) input LOW, while providing the data on I/O₀ through I/O₇ and address on A₀ through A₁₈ pins.

Data reads are performed by asserting the output enable ($\overline{OE}$) input and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₇).

All I/Os (I/O₀ through I/O₇) are placed in a HI-Z state when the device is deselected ($\overline{CE}$ HIGH or control signal $\overline{OE}$ is de-asserted).

See the “[Truth Table – CY62148G](#)” on page 19 for a complete description of read and write modes.

The logic block diagrams are on page 2.

Note

1. This device does not support automatic write-back on error detection.

4-MB MoBL™ ultra-low-power RAM with ECC
(512K words × 8-bit)



Logic block diagram – CY62148G

Logic block diagram – CY62148G




Table of contents

Features	1
Functional description	1
Logic block diagram – CY62148G	2
Table of contents	3
1 Pin configurations	4
2 Product portfolio	5
3 Maximum ratings	6
4 Operating range	7
5 DC electrical characteristics.....	8
6 Capacitance	10
7 Thermal resistance	11
8 AC test loads and waveforms	12
9 Data retention characteristics.....	13
10 Data retention waveform.....	14
11 AC switching characteristics	15
12 Switching waveforms	16
13 Truth Table – CY62148G	19
14 Ordering information	20
14.1 Ordering code definitions.....	20
15 Package diagrams	21
16 Acronyms	23
17 Document conventions.....	24
17.1 Units of measure	24
Revision history	25

1 Pin configurations




Figure 1 32-pin SOIC/TSOP II pinout




Figure 2 32-pin STSOP (Top view) pinout

2 Product portfolio

Table 1 Product portfolio

Product	Range	V _{CC} Range (V)	Speed (ns)	Power dissipation			
				Operating I _{CC} (mA)		Standby I _{SB2} (μA)	
				f = f _{max}			
				Typ ^[2]	Max	Typ ^[2]	Max
CY62148G18	Industrial	1.65 V–2.2 V	55	–	20	–	10
CY62148G30		2.2 V–3.6 V	45	–	20	3.5	8.7
CY62148G		4.5 V–5.5 V					

Note

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25°C.

3 Maximum ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 2 Maximum ratings

Parameter	Max ratings
Storage temperature	–65°C to +150°C
Ambient temperature with power applied	–55°C to +125°C
Supply voltage to ground potential ^[5]	–0.5 V to $V_{CC} + 0.5$ V
DC voltage applied to outputs in HI-Z state ^[5]	–0.5 V to $V_{CC} + 0.5$ V
DC input voltage ^[5]	–0.5 V to $V_{CC} + 0.5$ V
Output current into outputs (in low state)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 140 mA

Operating range

4 Operating range

Table 3 **Operating range**

Grade	Ambient temperature	V _{CC} ^[3]
Industrial	–40°C to +85°C	1.65 V to 2.2 V
		2.2 V to 3.6 V
		4.5 V to 5.5 V

Note

3. Full Device AC operation assumes a 100 µs ramp time from 0 to V_{CC(min)} and 200 µs wait time after V_{CC} stabilization.

5 DC electrical characteristics

Table 4 DC electrical characteristics

Over the operating range of -40°C to 85°C

Parameter	Description		Test conditions		45 ns / 55 ns			Unit
					Min	Typ	Max	
V _{OH}	Output HIGH voltage	1.65 V to 2.2 V	V _{CC} = Min, I _{OH} = -0.1 mA	1.4	-	-	V	
		2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = -0.1 mA	2	-	-		
		2.7 V to 3.6 V	V _{CC} = Min, I _{OH} = -1.0 mA	2.2	-	-		
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -1.0 mA	2.4	-	-		
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -0.1 mA	V _{CC} - 0.5 ^[4]	-	-		
V _{OL}	Output LOW voltage	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA	-	-	0.2	V	
		2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 mA	-	-	0.4		
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 mA	-	-	0.4		
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 2.1 mA	-	-	0.4		
V _{IH}	Input HIGH voltage	1.65 V to 2.2 V	-	1.4	-	V _{CC} + 0.2 ^[5]	V	
		2.2 V to 2.7 V	-	1.8	-	V _{CC} + 0.3 ^[5]		
		2.7 V to 3.6 V	-	2	-	V _{CC} + 0.3 ^[5]		
		4.5 V to 5.5 V	-	2.2	-	V _{CC} + 0.5 ^[5]		
V _{IL}	Input LOW voltage	1.65 V to 2.2 V	-	-0.2 ^[5]	-	0.4	V	
		2.2 V to 2.7 V	-	-0.3 ^[5]	-	0.6		
		2.7 V to 3.6 V	-	-0.3 ^[5]	-	0.8		
		4.5 V to 5.5 V	-	-0.5 ^[5]	-	0.8		
I _{IX}	Input leakage current		GND ≤ V _{IN} ≤ V _{CC}		-1	-	+1	μA
I _{OZ}	Output leakage current		GND ≤ V _{OUT} ≤ V _{CC} , Output disabled		-1	-	+1	μA
I _{CC}	V _{CC} operating supply current		Max V _{CC} , I _{OUT} = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	-	-	20	mA
				f = 18.18 MHz (55 ns)	-	-	20	mA
				f = 1 MHz	-	-	6	mA

Notes

- This parameter is guaranteed by design and not tested.
- $V_{IL(\text{min})} = -2.0 \text{ V}$ and $V_{IH(\text{max})} = V_{CC} + 2 \text{ V}$ for pulse durations of less than 20 ns.

4-MB MoBL™ ultra-low-power RAM with ECC (512K words × 8-bit)



DC electrical characteristics

Table 4 DC electrical characteristics (continued)

Over the operating range of –40°C to 85°C

Parameter	Description	Test conditions		45 ns / 55 ns			Unit
				Min	Typ	Max	
$I_{SB1}^{[6]}$	Automatic power down current – CMOS inputs; $V_{CC} = 2.2\text{ V to }3.6\text{ V}$ and $4.5\text{ V to }5.5\text{ V}$	$\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$,		–	–	8.7	μA
	Automatic power down current – CMOS inputs $V_{CC} = 1.65\text{ V to }2.2\text{ V}$			$f = f_{\text{max}}$ (address and data only), $f = 0$ ($\overline{OE}$, and $\overline{WE}$), Max V_{CC}	–	–	
$I_{SB2}^{[6]}$	Automatic power down current – CMOS inputs $V_{CC} = 2.2\text{ V to }3.6\text{ V}$ and $4.5\text{ V to }5.5\text{ V}$	$\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$, $f = 0$, Max V_{CC}	$25^{\circ}\text{C}^{[7]}$	–	3.5	3.7	μA
			$40^{\circ}\text{C}^{[7]}$	–	–	4.8	
			$70^{\circ}\text{C}^{[7]}$	–	–	7	
			85°C	–	–	8.7	
	Automatic power down current – CMOS inputs $V_{CC} = 1.65\text{ V to }2.2\text{ V}$	$\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$, $f = 0$, Max V_{CC}	$25^{\circ}\text{C}^{[7]}$	–	3.5	4.3	
			$40^{\circ}\text{C}^{[7]}$	–	–	5	
			$70^{\circ}\text{C}^{[7]}$	–	–	7.5	
			85°C	–	–	10	

Notes

- Chip enables ($\overline{CE}$ must be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating.
- The I_{SB2} limits at 25°C, 40°C, 70°C, and typical limit at 85°C are guaranteed by design and not 100% tested.

6 Capacitance

Table 5 **Capacitance**

Parameter ^[8]	Description	Test conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = V _{CC(typ)}	10	pF
C _{OUT}	Output capacitance		10	pF

Note

8. Tested initially and after any design or process changes that may affect these parameters.

7 Thermal resistance

Table 6 Thermal resistance

Parameter ^[9]	Description	Test conditions	32-pin SOIC	32-pin TSOP II	32-pin STSOP	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	51.79	79.03	82.77	°C/W
Θ_{JC}	Thermal resistance (junction to case)		25.12	17.44	12.00	°C/W

Note

9. Tested initially and after any design or process changes that may affect these parameters.

8 AC test loads and waveforms




Figure 3 AC test loads and waveforms^[10]

Table 7 AC test conditions

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V

Note

10.Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100 \mu s$ or stable at $V_{CC(min)} \geq 100 \mu s$.

9 Data retention characteristics

Table 8 Data retention characteristics

Over the Operating range

Parameter	Description	Conditions	Min	Typ ^[11]	Max	Unit
V_{DR}	V_{CC} for data retention		1	–	–	V
$I_{CCDR}^{[12, 13]}$	Data retention current	$V_{CC} = 1.2 \text{ V}$, $\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$, $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}$	–	–	13	μA
$t_{CDR}^{[14, 15]}$	Chip deselect to data retention time		0	–	–	ns
$t_R^{[15]}$	Operation recovery time		45/55	–	–	ns

Notes

11. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at $V_{CC} = 1.8 \text{ V}$ (for V_{CC} range of 1.65 V–2.2 V), $V_{CC} = 3 \text{ V}$ (for V_{CC} range of 2.2 V–3.6 V), and $V_{CC} = 5 \text{ V}$ (for V_{CC} range of 4.5 V–5.5 V), $T_A = 25^\circ\text{C}$.
12. Chip enables $\overline{CE}$ must be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating.
13. I_{CCDR} is guaranteed only after device is first powered up to $V_{CC(\min)}$ and then brought down to V_{DR} .
14. These parameters are guaranteed by design.
15. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(\min)} \geq 100 \mu\text{s}$ or stable at $V_{CC(\min)} \geq 100 \mu\text{s}$.

10 Data retention waveform




Figure 4 Data retention waveform

11 AC switching characteristics

Table 9 AC switching characteristics

Parameter ^[16, 17]	Description	45 ns		55 ns		Unit
		Min	Max	Min	Max	
Read Cycle						
t _{RC}	Read cycle time	45	–	55	–	ns
t _{AA}	Address to data valid	–	45	–	55	ns
t _{OHA}	Data hold from address change	10	–	10	–	ns
t _{ACE}	$\overline{CE}$ LOW to data valid	–	45	–	55	ns
t _{DOE}	$\overline{OE}$ LOW to data valid	–	22	–	25	ns
t _{LZOE}	$\overline{OE}$ LOW to Low impedance ^[18]	5	–	5	–	ns
t _{HZOE}	$\overline{OE}$ HIGH to HI-Z ^[18, 19]	–	18	–	18	ns
t _{LZCE}	$\overline{CE}$ LOW to Low impedance ^[18]	10	–	10	–	ns
t _{HZCE}	$\overline{CE}$ HIGH to HI-Z ^[18, 19]	–	18	–	18	ns
t _{PU}	$\overline{CE}$ LOW to power-up	0	–	0	–	ns
t _{PD}	$\overline{CE}$ HIGH to power-down	–	45	–	55	ns
Write Cycle ^[20, 21]						
t _{WC}	Write cycle time	45	–	55	–	ns
t _{SCE}	$\overline{CE}$ LOW to write end	35	–	45	–	ns
t _{AW}	Address setup to write end	35	–	45	–	ns
t _{HA}	Address hold from write end	0	–	0	–	ns
t _{SA}	Address setup to write start	0	–	0	–	ns
t _{PWE}	$\overline{WE}$ pulse width	35	–	40	–	ns
t _{SD}	Data setup to write end	25	–	25	–	ns
t _{HD}	Data hold from write end	0	–	0	–	ns
t _{HZWE}	$\overline{WE}$ LOW to HI-Z ^[18, 19]	–	18	–	20	ns
t _{LZWE}	$\overline{WE}$ HIGH to Low impedance ^[18]	10	–	10	–	ns

Notes

16. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \geq 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \geq 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use output loading shown in “AC test loads and waveforms” on page 12, unless specified otherwise.
17. These parameters are guaranteed by design.
18. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.
19. t_{HZOE} , t_{HZCE} and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
20. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
21. The minimum pulse width in Write Cycle No. 3 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) should be equal to sum of t_{SD} and t_{HZWE} .

12 Switching waveforms




Figure 5 Read Cycle No. 1 (Address Transition Controlled) [22, 23]




Figure 6 Read Cycle No. 2 ($\overline{OE}$ Controlled) [23, 24]

Notes

22. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$.

23. $\overline{WE}$ is HIGH for Read cycle.

24. Address valid prior to or coincident with $\overline{CE}$ LOW transition.




Figure 7 Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [25, 26, 27]

Notes

25. $\overline{\text{WE}}$ is HIGH for Read cycle.

26. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{\text{IL}}$, $\overline{\text{CE}} = V_{\text{IL}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

27. Data I/O is in a HI-Z state if $\overline{\text{CE}} = V_{\text{IH}}$, or $\overline{\text{OE}} = V_{\text{IH}}$.




Figure 8 Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [28, 29]




Figure 9 Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [28, 29, 30]

Notes

28. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{\text{IL}}$, $\overline{\text{CE}} = V_{\text{IL}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

29. Data I/O is in HI-Z state if $\overline{\text{CE}} = V_{\text{IH}}$, or $\overline{\text{OE}} = V_{\text{IH}}$

30. The minimum write pulse width for Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be sum of t_{HZWE} and t_{SD} .

13 Truth Table – CY62148G

Table 10 Truth Table – CY62148G

CE	WE	OE	Inputs/Outputs	Mode	Power	Configuration
H	X ^[31]	X ^[31]	HI-Z	Deselect/Power-down	Standby (I _{SB})	512K × 8
L	H	L	Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})	512K × 8
L	H	H	HI-Z	Output disabled	Active (I _{CC})	512K × 8
L	L	X ^[31]	Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})	512K × 8

Note


31. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

14 Ordering information

Table 11 Ordering information

Speed (ns)	Voltage range	Ordering code	Package diagram	Package type	Operating range
45	2.2 V–3.6 V	CY62148G30-45SXI	51-85081	32-pin SOIC (450 Mils)	Industrial
		CY62148G30-45SXIT	51-85081	32-pin SOIC (450 Mils), tape and reel	
		CY62148G30-45ZSXI	51-85095	32-pin TSOP II	
		CY62148G30-45ZSXIT	51-85095	32-pin TSOP II, tape and reel	
		CY62148G30-45ZAXI	001-91156	32-pin shrink TSOP	
		CY62148G30-45ZAXIT	001-91156	32-pin shrink TSOP, tape and reel	
	4.5 V–5.5 V	CY62148G-45SXI	51-85081	32-pin SOIC (450 Mils)	
		CY62148G-45SXIT	51-85081	32-pin SOIC (450 Mils), tape and reel	
		CY62148G-45ZSXI	51-85095	32-pin TSOP II	
		CY62148G-45ZSXIT	51-85095	32-pin TSOP II, tape and reel	
55	1.65 V–2.2 V	CY62148G18-55ZSXI	51-85095	32-pin TSOP II	
		CY62148G18-55ZSXIT	51-85095	32-pin TSOP II, tape and reel	

14.1 Ordering code definitions



15 Package diagrams




Figure 10 32-pin SOIC (450 Mils) S32.45/SZ32.45 package outline (PG-DSO-32), 51-85081




Figure 11 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) ZS32 package outline (PG-TSOP-32), 51-85095




Figure 12 32-pin shrink TSOP (8 × 13.4 × 1.2 mm) ZB32F package outline (PG-TSOP-32), 001-91156

16 Acronyms

Table 12 **Acronyms**

Acronym	Description
$\overline{\text{CE}}$	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
$\overline{\text{OE}}$	output enable
SRAM	static random access memory
STSOP	shrink thin small outline package
TSOP	thin small outline package
VFBGA	very fine-pitch ball grid array
$\overline{\text{WE}}$	write enable

17 Document conventions

17.1 Units of measure

Table 13 Units of measure

Symbol	Unit of measure
°C	degree Celsius
MHz	megahertz
μA	microamperes
μs	microseconds
mA	milliamperes
mm	millimeters
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts

Revision history

Document revision	Date	Description of changes
*B	2015-12-17	Changed status from Preliminary to Final. Post to external web.
*C	2016-01-12	Updated Ordering information : Updated Table 11 (Updated part numbers). Completing Sunset Review.
*D	2016-09-10	Updated Maximum ratings : Updated Note 5 (Replaced “2 ns” with “20 ns”). Updated DC electrical characteristics : Updated Table 4 : Changed minimum value of V_{IH} parameter from 2.0 V to 1.8 V corresponding to Operating Range “2.2 V to 2.7 V”. Updated Ordering information : Updated Table 11 (Updated part numbers). Updated to new template.
*E	2017-12-01	Updated Cypress Logo and Copyright.
*F	2023-09-14	Updated Document Title to read as “CY62148G, 4-MB MoBL™ ultra-low-power RAM with ECC (512K words × 8-bit)”. Added 32-pin STSOP package related information in all instances across the document. Updated Ordering information : Updated Table 11 (Updated part numbers). Updated Ordering code definitions . Updated Package diagrams : spec 51-85081 – Changed revision from *E to *F. Added spec 001-91156 Rev. **. Migrated to Infineon template.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-09-14

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2004 Infineon Technologies AG.
All Rights Reserved.**

Do you have a question about this document?

Email:
erratum@infineon.com

**Document reference
001-95415 Rev. *F**

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.