

PROFET™ + 48V

Features

- Dual channel device
- 3.3 V and 5 V compatible logic inputs
- Electrostatic discharge protection (ESD)
- Optimized electromagnetic compatibility
- Very low power DMOS leakage current in OFF state
- Green product (RoHS compliant)



Potential applications

- Suitable for resistive, inductive and capacitive loads
- Replaces electromechanical relays, fuses and discrete circuits
- Suitable for 48 V systems

Product validation

Product validation according to AEC-Q100, Grade 1. Qualified for automotive applications.

Description

The BTH6100-2EPA is a 100 mΩ dual channel smart high-side power switch, embedded in a PG-TSDSO-14, exposed pad package, providing protective functions and diagnosis. The power transistor is built by an N-channel vertical power MOSFET with charge pump.




Table 1 **Ordering Information**

Product Name	Package	Marking
BTH6100-2EPA	PG-TSDSO-14	H6100-2P

Table of contents

	Table of contents	2
1	Product description	4
2	Functional block diagram	5
3	Pin configuration	6
4	General product characteristics	8
4.1	Absolute maximum ratings	8
4.2	Functional range	10
4.3	Thermal resistance	12
4.3.1	PCB set-up	13
4.3.2	Thermal impedance	14
5	Power stage	16
5.1	Output ON-state resistance	16
5.2	Turn on/off characteristics with resistive load	16
5.3	Inductive load	17
5.3.1	Output clamping	17
5.3.2	Maximum load inductance	18
5.4	Inverse current capability	18
5.5	Electrical characteristics power stage	19
6	Protection functions	21
6.1	Loss of ground protection	21
6.2	Undervoltage protection	21
6.3	Overvoltage protection	22
6.4	Overload protection	23
6.4.1	Current limitation	23
6.4.2	Overtemperature protection	24
6.5	Electrical characteristics - Protection functions	25
7	Diagnostic functions	26
7.1	IS pin	26
7.2	SENSE signal in different operating modes	26
7.3	Sense signal in the nominal current range	27
7.3.1	Sense signal variation as a function of temperature and load current	28
7.3.2	SENSE signal timing	28
7.3.3	SENSE signal in open load	28
7.3.3.1	Open load in ON diagnostic	28
7.3.3.2	Open load in OFF diagnostic	29
7.3.3.3	Open load diagnostic timing	29
7.3.4	SENSE signal with OUT in short circuit to VS	30

7.3.5	SENSE signal in case of overload	31
7.3.6	SENSE signal in case of inverse current	31
7.4	Electrical characteristics diagnostic functions	32
8	Input pins	34
8.1	Input circuitry	34
8.2	DEN/DSEL pin	34
8.3	Electrical characteristics input pins	35
9	Application information	36
9.1	Further application information	37
10	Package	38
	Revision history	40
	Disclaimer	41

1 Product description

Basic features

- High-side power switch with diagnosis and embedded protection
- 3.3 V and 5 V compatible logic inputs
- Very low power DMOS leakage current in OFF state
- Logic ground independent from load ground
- Electrostatic discharge protection (ESD)
- Optimized for high immunity against electromagnetic interference (EMI)
- Green product (RoHS compliant)

Protection features

- Stable behavior during undervoltage
- Overtemperature protection with latch
- Overload protection via current limitation
- Overvoltage protection with external components
- Secure load turn-OFF during loss of logic ground with external components

Diagnosis features

- Proportional load current sense
- Open load in ON and OFF state
- Short circuit to ground and battery

Table 2 Product summary

Parameter	Symbol	Values
Power supply minimum operating voltage (at switch ON)	$V_{S(OP)}$	5 V
Power supply minimum operating voltage (cranking)	$V_{S(UV)}$	4.1 V
Maximum supply voltage	V_S	60 V
Minimum overvoltage protection ($T_J \geq 25^\circ\text{C}$)	$V_{DS(CLAMP)_25}$	65 V
Typical ON-state resistance ($T_J = 25^\circ\text{C}$)	$R_{DS(ON)_25}$	100 m Ω
Maximum ON-state resistance ($T_J = 150^\circ\text{C}$)	$R_{DS(ON)_150}$	200 m Ω
Nominal load current ($T_A = 85^\circ\text{C}$)	$I_{L(NOM)_85}$	2.03 A
Typical current sense ratio	k_{ILIS}	590
Maximum load current limitation	$I_{L(SC)}$	30 A
Maximum operating current (all power stages ON)	I_{GND}	5.1 mA

2 Functional block diagram




Figure 1 Block diagram

3 Pin configuration




Figure 2 Pin assignment

Table 3 Pin definition and functions

Pin	Symbol	I/O	Function
EP	VS	–	Voltage supply Battery voltage
1	GND	–	Ground Ground connection
2	IN0	I	Input channel 0 Input signal for channel 0 activation
3	DEN	I	Diagnostic enable Digital signal to enable/disable the diagnosis of the device
4	IS	O	Sense Sense current of the selected channel
5	DSEL	I	Diagnostic selection Digital signal to select the channel to be diagnosed
6	IN1	I	Input channel 1 Input signal for channel 1 activation
7, 11	NC	–	Not connected, internally not bonded
8-10	OUT1	O	Output 1 Protected high-side power output channel 1
12-14	OUT0	O	Output 0 Protected high-side power output channel 0

The figure below shows all terms used in this datasheet, with associated convention for positive values.

3 Pin configuration




Figure 3 Voltage and current convention

4 General product characteristics

4.1 Absolute maximum ratings

Table 4 Absolute maximum ratings

$T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$ (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Supply voltages							
Supply voltage	V_S	-0.3	–	54	V	–	PRQ-54
Supply voltage - extended	$V_{S(EXT)}$	-0.3	–	60	V	$T_J \leq 125^\circ\text{C}$	PRQ-398
Supply voltage - short transients	$V_{S(ST)}$	-0.3	–	81	V	$t < 100 \mu\text{s}$ $R_{GND} = 50 \Omega$ $R_{LOAD} = 100 \Omega$	PRQ-378
Supply voltage - moderate transients	$V_{S(MT)}$	-0.3	–	70	V	$t < 1 \text{ ms}$ $R_{GND} = 50 \Omega$ $R_{LOAD} = 100 \Omega$	PRQ-379
Supply voltage for short circuit protection	$V_{BAT(SC)}$	0	–	54	V	Setup acc. to AEC-Q100-012	PRQ-56
Supply voltage for Load dump protection	$V_{S(LD)}$	–	–	65	V	Setup acc. to ISO 7637-1 $R_I = 2 \Omega$	PRQ-57

Input pins

Voltage at INPUT pins	V_{IN}	-0.3	–	6	V	–	PRQ-62
Current through INPUT pins	I_{IN}	-2	–	2	mA	–	PRQ-63
Voltage at DEN pin	V_{DEN}	-0.3	–	6	V	–	PRQ-64
Current through DEN pin	I_{DEN}	-2	–	2	mA	–	PRQ-65
Voltage at DSEL pin	V_{DSEL}	-0.3	–	6	V	–	PRQ-66
Current through DSEL pin	I_{DSEL}	-2	–	2	mA	–	PRQ-67

Sense pin

Voltage at IS pin	V_{IS}	-0.3	–	–	V	–	PRQ-69
Current through IS pin	I_{IS}	-25	–	50	mA	–	PRQ-70

Power stage

Maximum energy dissipation single pulse	E_{AS}	–	–	30	mJ	$I_{L(0)} = I_{L(NOM)}$ $T_{J(0)} = 150^\circ\text{C}$ $V_S = 54 \text{ V}$	PRQ-402
Voltage at power transistor	V_{DS}	–	–	65	V	–	PRQ-75

(table continues...)

Table 4 (continued) Absolute maximum ratings

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Currents							
Current through ground pin	I_{GND}	-20	–	20	mA	–	PRQ-77
Temperatures							
Junction temperature	T_J	-40	–	150	$^{\circ}\text{C}$	–	PRQ-79
Storage temperature	T_{STG}	-55	–	150	$^{\circ}\text{C}$	–	PRQ-80
ESD susceptibility							
ESD susceptibility (all pins)	V_{ESD}	-2	–	2	kV	¹⁾ HBM	PRQ-164
ESD susceptibility OUT pins vs. GND and VS connected	V_{ESD}	-4	–	4	kV	¹⁾ HBM	PRQ-165
ESD susceptibility	V_{ESD}	-500	–	500	V	²⁾ CDM	PRQ-166
ESD susceptibility (corner pins)	V_{ESD}	-750	–	750	V	²⁾ CDM	PRQ-167

1) ESD susceptibility, Human Body Model “HBM”, according to AEC Q100-002

2) ESD susceptibility, Charged Device Model “CDM”, according to AEC Q100-011

Notes:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional range

$T_J = -40^\circ\text{C}$ to 150°C unless otherwise specified.

Table 5 Functional range

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Nominal operating voltage	$V_{S(NOM)}$	8	48	54	V	–	PRQ-86
Extended upper operating voltage	$V_{S(EXT,UP)}$	54	–	60	V	$T_J \leq 125^\circ\text{C}$	PRQ-399
Minimum functional supply voltage	$V_{S(OP_MIN)}$	3.8	4.3	5	V	¹⁾ IN = HIGH From $I_{OUT} = 0\text{ A}$ to $V_{DS} < 0.5\text{ V}$	PRQ-88
Undervoltage shutdown	$V_{S(UV)}$	3.0	3.5	4.1	V	¹⁾ IN = HIGH DEN = LOW From $V_{DS} < 1\text{ V}$ to $I_{OUT} = 0\text{ A}$	PRQ-89
Undervoltage shutdown hysteresis	$V_{S(UV)_HYS}$	–	850	–	mV	–	PRQ-90

¹⁾ Test at $T_J = -40^\circ\text{C}$ only

Table 6 Current consumption

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Operating current all channels active	I_{GND}	–	3.7	5.1	mA	IN = HIGH DEN = HIGH Device in $R_{DS(ON)}$ $V_S = 54\text{ V}$	PRQ-92
Standby current for whole device with load (ambient)	$I_{S(OFF)}$	–	0.1	2	μA	¹⁾ $V_S = 54\text{ V}$ $V_{OUT} = 0\text{ V}$ IN = DEN = floating $T_J \leq 85^\circ\text{C}$	PRQ-93
Maximum standby current for whole device with load	$I_{S(OFF)_150}$	–	–	10	μA	$V_S = 54\text{ V}$ $V_{OUT} = 0\text{ V}$ IN = DEN = floating $T_J = 150^\circ\text{C}$	PRQ-94

(table continues...)

Table 6 (continued) **Current consumption**

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Standby current for whole device with load, diagnostic active	$I_{S(OFF_DEN)}$	–	0.6	–	mA	$V_S = 54\text{ V}$ $V_{OUT} = 0\text{ V}$ IN = floating DEN = HIGH	PRQ-95

1) Test at $T_J = -40^\circ\text{C}$ only

Note: *Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified by the conditions given in the electrical characteristics tables.*

4.3 Thermal resistance

Table 7 Thermal resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Thermal characterization parameter junction-top	Ψ_{JTOP}	–	3.3	4.2	K/W	¹⁾	PRQ-406
Thermal resistance junction-to-case	R_{thJC}	–	2.9	3.8	K/W	¹⁾ Simulated at exposed pad	PRQ-407
Thermal resistance junction-to-ambient	R_{thJA}	–	35.8	–	K/W	¹⁾	PRQ-408

¹⁾ According to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the product (chip + package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 μm Cu, 2 × 35 μm Cu). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer. Simulation done at $T_A = 105^\circ\text{C}$, $P_{DISSIPATION} = 1\text{ W}$

4.3.1 PCB set-up




Figure 4 PCB 2s2p setup




Figure 5 PCB setup for thermal simulations




Figure 6 Thermal vias on PCB for 2s2p PCB setup

4.3.2 Thermal impedance



Figure 7 Typical thermal impedance with different PCB setups




Figure 8 Typical thermal resistance with PCB 1s0p setup and different cooling surfaces

5 Power stage

The power stages are built using an N-channel vertical power MOSFET (DMOS) with charge pump.

5.1 Output ON-state resistance

As shown below, the ON-state resistance $R_{DS(ON)}$ mainly depends on the junction temperature T_J .




Figure 9 Typical ON-state resistance

A high signal at the input pin (see Input Pins) causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

5.2 Turn on/off characteristics with resistive load

The figure below shows the typical timing when switching a resistive load.




Figure 10 Switching a resistive load - timings

5.3 Inductive load

5.3.1 Output clamping

When switching off inductive loads with high side switches, the voltage V_{OUT} drops below ground potential, because the inductance intends to continue driving the current.

To prevent the destruction of the device by avalanche due to high voltages, there is a voltage clamp mechanism $Z_{DS(CLAMP)}$ implemented that limits negative output voltage to a certain level ($V_S - V_{DS(CLAMP)}$).

Refer to the figures below for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 11 Output clamp




Figure 12 Switching an inductive load

Note: The device is not designed to be used as high side switch in an H-bridge configuration paired with external low side switches.

5.3.2 Maximum load inductance

During demagnetization of inductive loads, energy has to be dissipated in the device. This energy can be calculated with following equation:

$$E = V_{DS(CLAMP)} \cdot \frac{L}{R_L} \cdot \left[\frac{V_S - V_{DS(CLAMP)}}{R_L} \cdot \ln \left(1 - \frac{R_L \cdot I_L}{V_S - V_{DS(CLAMP)}} \right) + I_L \right] \quad (1)$$

The maximum energy, therefore the maximum inductance for a given current, is limited by the thermal design of the component. Refer to [Table 4](#) for the maximum allowed values of E_{AS} (single pulse energy).

5.4 Inverse current capability

In case of inverse current, meaning a voltage V_{INV} at the output higher than the supply voltage V_S , a current I_{INV} will flow from output to V_S pin via the body diode of the power transistor (refer to the figure below). The output stage follows the state of the IN pin, except if the IN pin goes from off to on during inverse. In that particular case, the output stage is kept off until the inverse current disappears. Nevertheless, the inverse current should not be higher than $I_{L(INV)}$. If the channel is off, the diagnostic will detect an open load at off. If the affected channel is on, the diagnostic will detect open load at on (the overtemperature signal is inhibited). At the appearance of V_{INV} , a parasitic diagnostic can be observed. After, the diagnosis is valid and reflects the output state. At V_{INV} vanishing, the diagnosis is valid and reflects the output state. During inverse current, no protection functions are available.




Figure 13 Inverse current circuitry

5.5 Electrical characteristics power stage

Table 8 Electrical characteristics power stage

$V_S = V_{S(NOM)}$, $T_J = -40^\circ\text{C}$ to 150°C .

Unless otherwise specified typical values: $V_S = 48\text{ V}$, $T_J = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Drain to source clamping voltage	$V_{DS(CLAMP)}$	65	70	75	V	$I_{DS} = 20\text{ mA}$	PRQ-103
Output voltage drop limitation at small load currents	$V_{DS(SLC)}$	–	10	25	mV	$I_L = 50\text{ mA}$	PRQ-102
Turn-ON delay time	t_{ON_delay}	–	35	70	μs	$V_S = 48\text{ V}$ to $V_{OUT} = 10\%$ of V_S	PRQ-112
Turn-OFF delay time	t_{OFF_delay}	–	40	80	μs	$V_S = 48\text{ V}$ to $V_{OUT} = 90\%$ of V_S	PRQ-113
Turn-ON time	t_{ON}	20	80	180	μs	$V_S = 48\text{ V}$ to $V_{OUT} = 90\%$ of V_S	PRQ-109
Turn-OFF time	t_{OFF}	20	80	180	μs	$V_S = 48\text{ V}$ to $V_{OUT} = 10\%$ of V_S	PRQ-110
Turn-ON / OFF matching	Δt_{SW}	-60	–	60	μs	$V_S = 48\text{ V}$ $t_{ON} - t_{OFF}$	PRQ-111
Slew rate at turn-ON	dV/dt_{ON}	0.5	1.2	2.0	V/ μs	$V_S = 48\text{ V}$ from 30% to 70% of V_S	PRQ-106
Slew rate at turn-OFF	$-dV/dt_{OFF}$	0.5	1.2	2.0	V/ μs	$V_S = 48\text{ V}$ from 70% to 30% of V_S	PRQ-107
Slew rate matching	dV/dt	-0.25	0	0.25	V/ μs	$V_S = 48\text{ V}$ $dV/dt_{ON} - dV/dt_{OFF}$	PRQ-108
ON-state resistance at 25°C	$R_{DS(ON)_25}$	–	100	–	m Ω	$T_J = 25^\circ\text{C}$	PRQ-99
ON-state resistance at 150°C	$R_{DS(ON)_150}$	–	–	200	m Ω	$I_L = 2\text{ A}$ $T_J = 150^\circ\text{C}$	PRQ-98
Nominal load current (all channels active)	$I_{L(NOM)}$	–	2.03	–	A	$T_A = 85^\circ\text{C}$ $T_J < 150^\circ\text{C}$	PRQ-418
Output leakage current per channel at 85°C	$I_{L(OFF)_85}$	–	0.1	0.5	μA	¹⁾ IN = floating $V_{OUT} = 0\text{ V}$ $T_J \leq 85^\circ\text{C}$	PRQ-104

(table continues...)

Table 8 (continued) Electrical characteristics power stage

$V_S = V_{S(NOM)}$, $T_J = -40^{\circ}\text{C}$ to 150°C .

Unless otherwise specified typical values: $V_S = 48\text{ V}$, $T_J = 25^{\circ}\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Output leakage current per channel at 150°C	$I_{L(OFF)_150}$	–	1	5	μA	IN = floating $V_{OUT} = 0\text{ V}$ $T_J = 150^{\circ}\text{C}$	PRQ-105
Inverse current capability	$I_{L(INV)}$	–	2.1	–	A	$V_S < V_{OUT}$	PRQ-222
Switch ON energy	E_{ON}	–	227	–	μJ	$R_L = 50\ \Omega$ $V_{OUT} = 90\%$ of V_S $V_S = 54\text{ V}$	PRQ-194
Switch OFF energy	E_{OFF}	–	242	–	μJ	$R_L = 50\ \Omega$ $V_{OUT} = 10\%$ of V_S $V_S = 54\text{ V}$	PRQ-195

1) Test at $T_J = -40^{\circ}\text{C}$ only

6 Protection functions

The device provides integrated protection functions. These functions are designed to prevent the destruction of the device from fault conditions described in the datasheet. Fault conditions are considered as "outside" the normal operating range. Protection functions are designed for neither continuous nor repetitive operation.

6.1 Loss of ground protection

In case of loss of the module ground and the load remains connected to ground, the device protects itself by automatically turning off (when it was previously on) or remains off, regardless of the voltage applied on IN pins.

In case of loss of device ground, it's recommended to use input resistors between the microcontroller and the device to ensure switching off of channels.

In case of loss of module or device ground, a current ($I_{OUT(GND)}$) can flow out of the DMOS. The figure below sketches the situation.




Figure 14 Loss of ground protection with external components

6.2 Undervoltage protection

Between $V_{S(UV)}$ and $V_{S(OP)}$, the undervoltage mechanism is triggered. $V_{S(OP)}$ represents the minimum voltage where the switching ON and OFF can take place. $V_{S(UV)}$ represents the minimum voltage the switch can hold ON. If the supply voltage is below the undervoltage mechanism $V_{S(UV)}$, the device is OFF (turns OFF). As soon as the supply voltage is above the undervoltage mechanism $V_{S(OP)}$, then the device can be switched ON. When the switch is ON, protection functions are operational. Nevertheless, the diagnosis is not guaranteed until V_S is in the $V_{S(NOM)}$ range.

6.3 Overvoltage protection

There is an integrated clamp mechanism for overvoltage protection ($Z_{D(CLAMP)}$). To guarantee this mechanism operates properly in the application, the current in the circuitry has to be limited by a ground resistor. The figure below shows a typical application to withstand overvoltage issues. In case of supply voltage higher than $V_{S(CLAMP)}$, the power transistor switches ON and in addition the voltage across the logic section is clamped. As a result, the internal ground potential rises to $V_S - V_{S(CLAMP)}$. Due to the ESD Zener diodes, the potential at pin INx , $DSEL$, and DEN rises almost to that potential, depending on the impedance of the connected circuitry. In the case the device was ON, prior to overvoltage, the device remains ON. In the case the device was OFF, prior to overvoltage, the power transistor can be activated. In the case the supply voltage is in above $V_{BAT(SC)}$ and below $V_{DS(CLAMP)}$, the output transistor is still operational and follows the input. If at least one channel is in the ON state, parameters are no longer guaranteed and lifetime is reduced compared to the nominal supply voltage range. This especially impacts the short circuit robustness, as well as the maximum energy E_{AS} capability.




Figure 15 Overvoltage protection with external components

6.4 Overload protection

In the event of an overload, such as high risk inrush of a capacitive load, or short circuit to ground, the device offers several protection mechanisms.

6.4.1 Current limitation

At first step, the instantaneous power in the switch is maintained at a safe value by limiting the current to the maximum current allowed in the switch $I_{L(SC)}$. During this time, the DMOS temperature is increasing, which affects the current flowing in the DMOS.

6.4.2 Overtemperature protection

The device incorporates both an absolute ($T_{J(SC)}$) and a dynamic ($T_{J(SW)}$) temperature protection circuitry for each channel. Activation of either sensor will cause the overheated channel to switch OFF to prevent destruction. The channel remains switched OFF even when the temperature has cooled down to an acceptable value (latch behavior). No retry strategy is implemented to switch ON the channel when the DMOS temperature has cooled down and only the IN pin signal toggling can re-activate the power stage. The figure below depicts the behavior of the device during an overtemperature condition.




Figure 16 Overload protection

Note: For readability, the time scale is not linear. The real timing of this drawing is application dependant and cannot be described.

6.5 Electrical characteristics - Protection functions

Table 9 Electrical characteristics protection functions

$V_S = V_{S(NOM)}$, $T_J = -40^\circ\text{C}$ to 150°C .

Unless otherwise specified typical values: $V_S = 48\text{ V}$, $T_J = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Loss of ground							
Output leakage current while GND disconnected	$I_{OUT(GND)}$	–	0.1	–	mA	$V_S = 48\text{ V}$ All pins are disconnected except VS and OUT	PRQ-116
Overvoltage							
Overvoltage protection	$V_{S(CLAMP)}$	65	70	75	V	$I_{SOV} \leq 20\text{ mA}$	PRQ-120
Overload							
Dynamic temperature increase while switching	$\Delta T_{J(SW)}$	–	80	–	K	¹⁾	PRQ-123
Thermal shutdown temperature	$T_{J(SC)}$	150	170	200	$^\circ\text{C}$	^{1) 2)}	PRQ-124
Thermal shutdown hysteresis	$\Delta T_{J(SC)}$	–	30	–	K	–	PRQ-125
Load current limitation	$I_{L5(SC)}$	20	25	30	A	³⁾ $V_{DS} = 5\text{ V}$	PRQ-122

- 1) Functional test only
 2) Test at $T_J = 150^\circ\text{C}$ only
 3) Test at $T_J = -40^\circ\text{C}$ only

7 Diagnostic functions

For diagnosis purposes, the device provides a combination of digital and analog signals at pin IS. These signals are called SENSE. In case the diagnostic is disabled via DEN (DEN set to "high"), pin IS becomes high impedance.

In case DEN is set to "high", the SENSE for the selected channel is enabled or disabled using DSEL pin. The truth table is shown below.

Table 10 Diagnostic truth table

DEN	DSEL	IS
0	Don't care	Z
1	0	SENSE output 0 $I_{IS(0)}$
1	1	SENSE output 1 $I_{IS(1)}$

7.1 IS pin

The device provides a sense signal called I_{IS} at pin IS. If a "hard" failure mode occurs (short circuit to GND/current limitation/overtemperature/excessive dynamic temperature increase or open load at OFF) a proportional signal to the load current (ratio $k_{ILIS} = I_L / I_{IS}$) is provided. The complete IS pin and diagnostic mechanism is described in the figure below. The accuracy of the sense current depends on temperature and load current. Due to the ESD protection, in connection to V_S , it is not recommended to share the IS pin with other devices if these devices are using another battery feed. The consequence is that the unsupplied device would be fed via the IS pin of the supplied device.

The sense pin multiplexes the currents $I_{IS(0)}$ and $I_{IS(1)}$ via the pin DSEL. Thanks to this multiplexing, the matching between $k_{ILISCHANNEL0}$ and $k_{ILISCHANNEL1}$ is optimized.




Figure 17 Diagnostic block diagram

7.2 SENSE signal in different operating modes

The table below gives a quick reference for the state of the IS pin during device operation.

Table 11 SENSE signal, function of operation mode

Operation mode	Input level	DEN	Output level	Diagnostic output
Normal operation	LOW	HIGH	Z	Z
Short circuit to GND	LOW	HIGH	~ GND	Z
Overtemperature	LOW	HIGH	Z	Z
Short circuit to V_S	LOW	HIGH	V_S	$I_{IS(FAULT)}$

(table continues...)

Table 11 (continued) SENSE signal, function of operation mode

Operation mode	Input level	DEN	Output level	Diagnostic output
Open load	LOW	HIGH	$< V_{OL(OFF)}$ $> V_{OL(OFF)}$ ¹⁾	Z $I_{IS(FAULT)}$
Inverse current	LOW	HIGH	$\sim V_{INV}$	$I_{IS(FAULT)}$
Normal operation	HIGH	HIGH	$\sim V_S$	$I_{IS} = I_L / k_{ILIS}$
Current limitation	HIGH	HIGH	$< V_S$	$I_{IS(FAULT)}$
Short circuit to GND	HIGH	HIGH	$\sim GND$	$I_{IS(FAULT)}$
Overtemperature $T_{J(SW)}$ event	HIGH	HIGH	Z	$I_{IS(FAULT)}$
Short circuit to V_S	HIGH	HIGH	V_S	$I_{IS} < I_L / k_{ILIS}$
Open load	HIGH	HIGH	$\sim V_S$ ²⁾	$I_{IS} < I_{IS(OL)}$
Inverse current	HIGH	HIGH	$\sim V_{INV}$	$I_{IS} < I_{IS(OL)}$
Underload	HIGH	HIGH	$\sim V_S$ ³⁾	$I_{IS(OL)} < I_{IS} < I_L / k_{ILIS}$
Diagnostic disabled	Don't care	LOW	Don't care	Z

1) With additional pull-up resistor

2) The output current has to be smaller than $I_{L(OL)}$

3) The output current has to be higher than $I_{L(OL)}$

7.3 Sense signal in the nominal current range

A sense resistor R_{IS} must be connected between IS pin and module ground if the current sense diagnosis is used. This resistor has to be higher than 560 Ω to limit the power losses in the sense circuitry. A typical value is 1.2 k Ω .

7.3.1 Sense signal variation as a function of temperature and load current

In some applications a better accuracy is required at smaller currents. To achieve this accuracy requirement, a calibration on the application is possible. To avoid multiple calibration points at different load and temperature conditions, the device allows limited derating of the k_{ILIS} value, at a given point. This derating is described by the parameter Δk_{ILIS} .

7.3.2 SENSE signal timing

The figure below shows the timing during settling and disabling of the SENSE.




Figure 18 SENSE enabling/disabling timings

7.3.3 SENSE signal in open load

7.3.3.1 Open load in ON diagnostic

If the channel is ON, a leakage current can still flow through an open load, for example due to humidity. The parameter $I_{L(OL)}$ gives the threshold of recognition for this leakage current. If the current I_L flowing out the power

DMOS is below this value, the device recognizes a failure, if the DEN is enabled. In that case, the SENSE current is below $I_{S(OL)}$. Otherwise, the minimum SENSE current is given above parameter $I_{S(OL)}$.

7.3.3.2 Open load in OFF diagnostic

For open load diagnosis in OFF state, an external output pull-up resistor (R_{OL}) is recommended. For the calculation of pull-up resistor value, the leakage currents and the open load threshold voltage $V_{OL(OFF)}$ have to be taken into account. The figure below gives a sketch of the situation. $I_{leakage}$ defines the leakage current in the complete system, including $I_{L(OFF)}$ (see [Electrical characteristics power stage](#)) and external leakages, for example due to humidity or corrosion in the application.

To reduce the stand-by current of the system, an open load resistor switch S_{OL} is recommended. If the channel is OFF, the output is no longer pulled down by the load and V_{OUT} rises to nearly V_S . This is recognized by the device as an open load. The voltage threshold is given by $V_{OL(OFF)}$. In that case, the SENSE signal is switched to the $I_{S(FAULT)}$.

An additional R_{PD} resistor can be used to pull V_{OUT} to 0 V. Otherwise, the OUT pin is floating. This resistor can be used as well for short circuit to battery detection (refer to [Table 11](#)).




Figure 19 Open load in OFF diagnostic electrical equivalent circuitry

7.3.3.3 Open load diagnostic timing

The figure below shows the timing during either Open Load in ON or OFF condition when the DEN pin is HIGH. Please note that a delay $t_{sIS(FAULT_OL_OFF)}$ has to be respected after the falling edge of the input, when applying an open load in OFF diagnosis request, otherwise the diagnosis can be wrong.




Figure 20 SENSE signal in Open load in OFF

7.3.4 SENSE signal with OUT in short circuit to V_S

If there is a short circuit between the OUT pin and the supply V_S , all or portion (depending on the short circuit impedance) of the load current will flow through the short circuit. As a result, a lower current compared to the normal operation will flow through the DMOS of the device, which can be recognized at the current sense signal. The open load at OFF detection circuitry can also be used to distinguish a short circuit to V_S . In that case, an external resistor to ground R_{SC_VS} is required. The figure below provides an overview.




Figure 21 Short circuit to VS equivalent electrical circuitry

7.3.5 SENSE signal in case of overload

An overload condition is defined by a current flowing out of the DMOS reaching the current limitation and/or the absolute dynamic temperature swing $T_{J(SW)}$ is reached, and/or the junction temperature reaches the thermal shutdown temperature $T_{J(SC)}$. Refer to [Chapter 6.4](#) for details.

In that case, the SENSE signal given is by $I_{IS(FAULT)}$ when the diagnostic is selected.

The device has a thermal latch behavior, such that when the overtemperature or the exceed dynamic temperature condition has disappeared, the DMOS is reactivated only when the IN is toggled LOW to HIGH. If the DEN pin is activated the SENSE follows the output stage. If no reset of the latch occurs, the device remains in the latching phase and $I_{IS(FAULT)}$ at the IS pin, even though the DMOS is OFF.

7.3.6 SENSE signal in case of inverse current

In the case of inverse current, the sense signal of the affected channel will indicate open load in OFF state and indicate open load in ON state. The unaffected channels indicate normal behavior as long as the I_{INV} current is not exceeding the maximum value specified in Inverse Current Capability.

7.4 Electrical characteristics diagnostic functions

Table 12 Electrical characteristics diagnostic functions

$V_S = V_{S(NOM)}$, $T_J = -40^\circ\text{C}$ to 150°C .

Unless otherwise specified typical values: $V_S = 48\text{ V}$, $T_J = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			

SENSE general characteristics

IS pin leakage current when sense is disabled	$I_{S(DIS)}$	–	0.02	1	μA	IN = HIGH DEN = LOW $I_L \geq I_{L(NOM)}$	PRQ-129
SENSE fault current	$I_{S(FAULT)}$	6	–	35	mA	IN = LOW DEN = HIGH $V_{IS} = 0\text{ V}$ $V_{OUT} = V_S > 10\text{ V}$	PRQ-131
SENSE signal saturation voltage	V_{SIS}	1	–	3.5	V	IN = LOW DEN = HIGH $V_{OUT} = V_S > 10\text{ V}$ $I_{IS} = 6\text{ mA}$	PRQ-130
Open load detection threshold in OFF state	$V_S - V_{OL(OFF)}$	4	–	6	V	IN = LOW DEN = HIGH	PRQ-126
Power supply to IS pin clamping voltage	$V_{IS(CLAMP)}$	65	70	75	V	$I_{IS} = 5\text{ mA}$	PRQ-132

SENSE timings

Current sense settling time to stable operation after positive input slope on both IN and DEN pins	$t_{SIS(ON)}$	–	–	170	μs	IN and DEN from LOW to HIGH $V_S = 48\text{ V}$ $I_L = I_{L3}$	PRQ-136
Current sense settling time with load current stable and transition of the DEN	$t_{SIS(ON_DEN)}$	–	–	10	μs	IN = HIGH DEN from LOW to HIGH $I_L = I_{L3}$	PRQ-137
Current sense settling time to stable operation after positive input slope on current load	$t_{SIS(LC)}$	–	–	15	μs	IN = DEN = HIGH from $I_L = I_{L2}$ to $I_L = I_{L3}$	PRQ-138
Current sense settling time to stable operation for open load detection in OFF state	$t_{SIS(FAULT_OL_OFF)}$	–	–	50	μs	IN = LOW DEN from LOW to HIGH $V_S = V_{OUT} = 48\text{ V}$	PRQ-140

(table continues...)

Table 12 (continued) Electrical characteristics diagnostic functions

$V_S = V_{S(NOM)}$, $T_J = -40^\circ\text{C}$ to 150°C .

Unless otherwise specified typical values: $V_S = 48\text{ V}$, $T_J = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
Current sense settling time to stable operation for open load detection in ON-OFF transition	$t_{SIS(FAULT_OL_ON_OFF)}$	–	200	–	μs	IN from HIGH to LOW DEN = HIGH $V_S = V_{OUT} = 48\text{ V}$	PRQ-141
Current sense settling time to stable operation for overload detection	$t_{SIS(FAULT)}$	–	–	170	μs	1) 2) IN = DEN from LOW to HIGH	PRQ-143
Current sense over current blanking time	$t_{SIS(OC_blank)}$	–	350	–	μs	IN = DEN = HIGH V_{DS} from 5 V to 0 V	PRQ-144
Diagnostic disable time	$t_{SIS(OFF)}$	–	–	20	μs	IN = HIGH DEN from HIGH to LOW I_{IS} to $< 50\% I_L / k_{ILIS}$ $I_L = I_{L3}$	PRQ-145
Current sense settling time from one channel to another	$t_{SIS(ChC)}$	–	–	20	μs	IN0 = IN1 = HIGH DEN = HIGH DSEL from LOW to HIGH $I_{L(OUT0)} = I_{L3}$ $I_{L(OUT1)} = I_{L2}$	PRQ-146

Current sense

Open load detection threshold in ON state	$I_{L(OL)}$	5	–	25	mA	$I_{IS(OL)} = 22.5\ \mu\text{A}$	PRQ-127
Current sense ratio #0	k_{ILIS0}	-40%	660	+40%		$I_{L0} = 50\text{ mA}$	PRQ-231
Current sense ratio #1	k_{ILIS1}	-29%	590	+29%		$I_{L1} = 0.1\text{ A}$	PRQ-232
Current sense ratio #2	k_{ILIS2}	-9%	590	+9%		$I_{L2} = 0.4\text{ A}$	PRQ-233
Current sense ratio #3	k_{ILIS3}	-3.7%	590	+3.7%		$I_{L3} = 1\text{ A}$	PRQ-234
Current sense ratio #4	k_{ILIS4}	-2.4%	590	+2.4%		$I_{L4} = 2\text{ A}$	PRQ-235
current sense derating with current and temperature	Δk_{ILIS}	-8	0	+8	%	k_{ILIS3} versus k_{ILIS2}	PRQ-134

1) Functional test only

2) Test at $T_J = -40^\circ\text{C}$ only

8 Input pins

8.1 Input circuitry

The input circuitry is compatible with 3.3 V and 5 V microcontrollers. The concept of the input pin is to react to voltage thresholds. An implemented Schmitt trigger avoids any undefined state if the voltage on the input pin is slowly increasing or decreasing. The output is either OFF or ON but cannot be in a linear or undefined state. The input circuitry is compatible with PWM applications. The figure below shows the electrical equivalent input circuitry. In case the pin is not needed, it must be connected to device ground (and not module ground) via a 10 kΩ input resistor.

All digital input pins use a comparator with hysteresis. The switching ON/OFF takes place in a defined region, set by the thresholds $V_{IN(L),MAX.}$ and $V_{IN(H),MIN.}$. The exact value where the ON and OFF take place are unknown and depends on the process, as well as the temperature. To avoid cross talk and parasitic turn ON and OFF, a hysteresis is implemented. This ensures a certain immunity to noise.




Figure 22 Input pin circuitry

8.2 DEN/DSEL pin

The DEN and DSEL pins enable and disable the diagnostic functionality of the device. The pins have the same structure as the input pins, refer to the figure above.

8.3 Electrical characteristics input pins

Table 13 Electrical characteristics input pins

$V_S = V_{S(NOM)}$, $T_J = -40^\circ\text{C}$ to 150°C .

Unless otherwise specified typical values: $V_S = 48\text{ V}$, $T_J = 25^\circ\text{C}$.

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Typ.	Max.			
IN pin							
Low level input voltage range	$V_{IN(L)}$	-0.3	–	0.8	V	–	PRQ-147
High level input voltage range	$V_{IN(H)}$	2	–	6	V	–	PRQ-148
Input voltage hysteresis	$V_{IN(HYS)}$	–	250	–	mV	–	PRQ-149
Low level input current	$I_{IN(L)}$	1	10	25	μA	$V_{IN} = 0.8\text{ V}$	PRQ-150
High level input current	$I_{IN(H)}$	2	10	25	μA	$V_{IN} = 5.5\text{ V}$	PRQ-151
DEN pin							
Low level input voltage range	$V_{DEN(L)}$	-0.3	–	0.8	V	–	PRQ-153
High level input voltage range	$V_{DEN(H)}$	2	–	6	V	–	PRQ-154
Input voltage hysteresis	$V_{DEN(HYS)}$	–	250	–	mV	–	PRQ-155
Low level input current	$I_{DEN(L)}$	1	10	25	μA	$V_{DEN} = 0.8\text{ V}$	PRQ-156
High level input current	$I_{DEN(H)}$	2	10	25	μA	$V_{DEN} = 5.5\text{ V}$	PRQ-157
DSEL pin							
Low level input voltage range	$V_{DSEL(L)}$	-0.3	–	0.8	V	–	PRQ-159
High level input voltage range	$V_{DSEL(H)}$	2	–	6	V	–	PRQ-160
Input voltage hysteresis	$V_{DSEL(HYS)}$	–	250	–	mV	–	PRQ-161
Low level input current	$I_{DSEL(L)}$	1	10	25	μA	$V_{DSEL} = 0.8\text{ V}$	PRQ-162
High level input current	$I_{DSEL(H)}$	2	10	25	μA	$V_{DSEL} = 5.5\text{ V}$	PRQ-163

9 Application information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 23 Application diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

Table 14 Bill of material

Reference	Value (typical)	Purpose
R_{IN}	10 k Ω	Protection of the microcontroller during overvoltage Enables channel switch OFF in case of loss of ground
R_{DEN}	10 k Ω	Protection of the microcontroller during overvoltage
R_{DSEL}	10 k Ω	Protection of the microcontroller during overvoltage
R_{PD}	47 k Ω	Polarization of the output for short circuit to V_S detection. Improves device immunity to electromagnetic noise
R_{OL}	1.5 k Ω	Ensures polarization of the output during open load in OFF diagnostic
R_{SENSE}	1.2 k Ω	Sense resistor

(table continues...)

Table 14 (continued) **Bill of material**

Reference	Value (typical)	Purpose
R_{IS_PROT}	4.7 k Ω	Protection of the microcontroller during overvoltage and loss of ground. Value to be tuned with microcontroller specification
C_{SENSE}	100 pF	Sense signal filtering
C_{OUT}	10 nF	Protection of the device during ESD and BCI
T_1	Dual NPN/PNP	Switch the battery voltage for open load in OFF diagnostic
R_{GND}	27 Ω	Protection of the device during overvoltage
D_{Z2}	58 V Zener diode	Protection of the device during overvoltage
C_{VS2}	–	Filtering/buffer capacitor located at V_{BAT} connector. Value to be tuned according to application requirements
C_{VS}	100 nF	Filtering of voltage spikes at the battery line
R_{ADC}	4.7 k Ω	Protection of microcontroller ADC input during overvoltage, reverse polarity or loss of ground. Value to be tuned according to microcontroller specifications
D_{Z1}	7 V Zener diode	Protection of microcontroller during overvoltage. Value to be tuned according to microcontroller specifications

9.1 Further application information

- For further information, visit www.infineon.com
- Please contact Infineon for the pin behavioral assessment

10 Package




Figure 24 PG-TSDSO-14 package outline (RoHS-Compliant)




Figure 25 PG-TSDSO-14 package footprint

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Revision history

Document version	Date of release	Description of changes
Rev. 1.00	2025-11-15	<ul style="list-style-type: none">Initial document released

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-11-15

Published by

Infineon Technologies AG
81726 Munich, Germany

© 2025 Infineon Technologies AG
All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IFX-wgt1754990059219

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffungsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.