Customer Training Workshop Traveo™ II Nonvolatile Memory Programming



Target Products




Target product list for this training material

Family Category	Series	Code Flash Memory Size
Traveo™ II Automotive Body Controller Entry	CYT2B6	Up to 576KB
Traveo II Automotive Body Controller Entry	CYT2B7	Up to 1088KB
Traveo II Automotive Body Controller Entry	CYT2B9	Up to 2112KB
Traveo II Automotive Body Controller Entry	CYT2BL	Up to 4160KB
Traveo II Automotive Body Controller High	CYT3BB/4BB	Up to 4160KB
Traveo II Automotive Body Controller High	CYT4BF	Up to 8384KB
Traveo II Automotive Cluster	CYT3DL	Up to 4160KB
Traveo II Automotive Cluster	CYT4DN	Up to 6336KB








Hint Bar

Review TRM chapter 33 for additional details














NVM Programming Overview



- NVM programming supports flash-specific operations including:
 - Erase, Program, NORMAL access restrictions in SFlash¹, and storing public key
- CYT2B6/B7/B9/BL supports programming through the debug access port (DAP), Cortex-M4, and Cortex-M0+
- CYT3BB/4BB/4BF, CYT3DL/4DN supports programming through DAP, Cortex-M7, and Cortex-M0+
- eFuse memory
 - eFuse memory consists of a set of eFuse bits
 - Some eFuse bits store fixed device parameters, including factory trim settings, life-cycle stages, DAP security settings, and encryption keys
 - Limited set of eFuse bits are available for customer use

Hint Bar

Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B and chapter 39 for CYT3D/4D for additional details

eFuse Memory Overview




- eFuse bits can be programmed (or "blown") in a manufacturing environment
 - eFuse bits cannot be programmed on the field
- Multiple eFuses can be read at the bit- or byte-level through an SROM call
 - An unblown eFuse reads as logic 0 and a blown eFuse reads as logic 1
 - There are no hardware connections from eFuse bits to elsewhere in the device
- There are 1024 eFuse bits, of which 192 are available for custom purposes

Hint Bar

Flash Programming Operations for CYT2



- Flash programming operations are implemented as system calls
- System calls are executed inside Cortex-M0+ (CM0+) IRQ0
- System calls can be performed by CM0+, Cortex-M4, or DAP
 - Each has a reserved IPC structure through which it can request CM0+ to perform a system call



Hint Bar

Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B and chapter 39 for CYT3D/4D for additional details

by the DAP

execution

For Debugger and Programmer

For User Programming

System calls can be made from the CM0+ or CM4 at any point during code

When the debug interface

is acquired, the boot ROM

enters busy-wait loop and

waits for commands issued

Flash Programming Operations for CYT3/CYT4



- Flash programming operations are implemented as system calls
- System calls are executed inside CM0+ IRQ0
- System calls can be performed by CM0+, CM7_0, CM7_1, or DAP
 - Each has a reserved IPC structure through which it can request CM0+ to perform a system call

IPC Structure 0

Data (32 bis)

Control Reserved for CM0+ Access Data (32 bits) For User Programming IPC Structure 1 System calls can be made Control from the CM0+ or CM7 0 Reserved for CM7 0 Access or CM7 1 at any point Data (32 bits) during code execution IPC Interrupt →CM0+ IRQ0 Structure 0 IPC Structure 2 For Debugger and Control **Programmer** Reserved for CM7 1 Access Data (32 bits) All operations to flash When the debug interface memory are done through is acquired, the boot ROM IPC Structure 3 the CM0+ (whether from enters busy-wait loop and Control the DAP or from the CPU) waits for commands issued Reserved for DAP Access

Hint Bar

Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B and chapter 39 for CYT3D/4D for additional details

by the DAP

SROM API Library (1/3)



					Access Allowed	
No.	System Call	Opcode	Description	Normal ¹	Secure	Dead
1	BlankCheck	0x2A	Performs blank check on the addressed Work Flash	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
2	BlowFuseBit	0x01	Blows an eFuse bit	CM0+, Main CPU ² , DAP	CM0+, Main CPU ²	
3	Calibrate	0x13	Applies trims from eFuse and validates SFlash and then load the trims	CM0+, Main CPU ² , DAP		CM0+, Main CPU ² , DAP
4	CheckFactoryHash	0x27	Generates the FACTORY_HASH as per TOC1 and compares with the FACTORY1_HASH fuses	CM0+, Main CPU ² , DAP		
5	CheckFMStatus	0x07	Returns the status of the flash operation	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
6	Checksum	0x0B	Calculates the checksum of a flash region	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
7	Compute Basic Hash	0x0D	Computes the hash value of a flash region	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
8	ConfigureFMInterrupt	0x08	Configures the flash macro interrupt	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
9	Direct Execute ³	0x0F	Directly executes code located at a configurable address	DAP		
10	EraseAll	0x0A	Erases all flash	CM0+, Main CPU ² , DAP		DAP

Hint Bar

Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B and chapter 39 for CYT3D/4D for additional details

Refer to the Device Security training section for additional details about Normal/Secure/Dead for Access Allowed

¹ Refer to TRM chapter 14 (Chip Operational Modes) ² The main CPU refers to CM4 or CM7 CPU in the MCU.

³ Direct Execute is only for CYT2B7/B9

SROM API Library (2/3)



NI	Custom Call	0	Description -		Access Allowed	
No.	System Call	Opcode		Normal ¹	Secure	Dead
11	EraseResume	0x23	Resumes a suspended erase operation	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
12	EraseSector	0x14	Erases a flash sector	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
13	EraseSuspend	0x22	Suspends an ongoing erase operation	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
14	GenerateHash	0x1E	Returns the truncated SHA-256 of the Flash boot programmed in SFlash	CM0+, Main CPU ² , DAP		
15	SwitchOverRegulators ³	0x11	Switches between REGHC and linear regulators	CM0+	CM0+	
16	ConfigureRegulator4	0x15	Configures high-current regulator (REGHC) for devices that include REGHC, or PMIC for devices that use PMIC control without REGHC		CM0+	
17	ProgramRow	0x06	Programs the addressed flash page	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP
18	ReadFuseByte	0x03	Reads addressed eFuse byte	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	
19	ReadFuseByteMargin	0x2B	Reads addressed eFuse byte marginally	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	

Hint Bar

Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B and chapter 39 for CYT3D/4D for additional details

Refer to the Device Security training section for additional details about Normal/Secure/Dead for Access Allowed

¹ Refer to TRM chapter 14 (Chip Operational Modes) ² The main CPU refers to CM4 or CM7 CPU in the MCU.

³ SwitchOverRegulators is only for CYT3/4

⁴ ConfigureRegulator is only for CYT3/4

SROM API Library (3/3)



No.	System Call	Opcode	Description		Access Allowed		
NO.	System Can	Opcode	Description	Normal ¹	Secure	Dead	
20	ReadSWPU	0x2C	Reads the identified SWPU from SRAM	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP		
21	ReadUniqueID	0x1F	Reads the unique ID of the die from flash	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	
22	SetEnforcedApproval	0x2E	Sets the EnforcedApproval bit in SRAM	CM0+	CM0+	CM0+	
23	SiliconID	0x00	Returns Family ID, Revision ID, Silicon ID, and protection state	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	
24	SoftReset	0x1B	Provides system reset or Main CPU ² only reset	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	
25	TransitiontoRMA	0x28	Converts parts from SECURE to RMA life-cycle stage	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP		
26	TransitiontoSecure	0x2F	Converts parts to Secure life-cycle stage	CM0+, Main CPU ² , DAP			
27	WriteRow	0x05	Programs SFlash	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP	
28	WriteSWPU	0x2D	Updates the identified SWPU in SRAM	CM0+, Main CPU ² , DAP	CM0+, Main CPU ² , DAP		
29	DebugPowerUpDown ³	0x12	Enables/disables CM7 debugging	CM0+, DAP	CM0+, DAP	CM0+, DAP	
30	LoadRegulatorTrims ⁴	0x16	Sets proper trims to PWR_TRIM_HT_PWRSYS_CTL	CM0+	CM0+		

Hint Bar

Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B and chapter 39 for CYT3D/4D for additional details

Refer to the Device Security training section for additional details about Normal/Secure/Dead for Access Allowed

¹ Refer to TRM chapter 14 (Chip Operational Modes) ² The main CPU refers to CM4 or CM7 CPU in the MCU.

³ DebugPowerUpDow is only for CYT3/4

⁴ LoadRegulatorTrims is only for CYT3/4

API Summary (1/4)



No.	System Call	Summary	
1	BlankCheck	Performs blank check on the addressed Work Flash.	
2	BlowFuseBit	Blows the addressed eFuse bit. The read value of a blown eFuse bit is '1'.	
3	Calibrate	Applies trims from eFuse, validates SFlash ¹ , and then loads the trims. This API can be invoked before blowing the NORMAL fuse to check if the nonvolatile memory configurations are correct. If the hash fails then computed hash will be OR'd with STATUS_HASH_FAIL.	
4	CheckFactoryHash	Generates FACTORY_HASH as per TOC1 and compares with the FACTORY1_HASH fuses.	
5	CheckFMStatus	//Status Returns the status of the flash operation.	
6	Checksum Reads either the whole flash or a row of flash, and returns the sum of each byte read.		
7	Generates the hash of the flash region provided using the formula: $H(n+1) = \{H(n)^2 + Byte\}\% $ 127; where $H(0) = 0$ This function returns an invalid address status if called on an out-of-bound flash region.		
8	Configures the flash macro interrupt. The functionalities provided are: - Set interrupt mask - Clear interrupt mask - Clear interrupt		
9	Directly executes code located at a configurable address. The API is allowed in VIRGIN state. In		

Hint Bar

¹ Supervisory flash.

^{2.} The ROM code copies the DAP attributes into CM0+ before executing the API. After API execution, CM0+ retains DAP's PC and attribute. (Note that Direct Execute is only for CYT2B).

API Summary (2/4)



No.	System Call	Summary	
10	EraseAll	Erases the entire flash macro that is specified. This API will erase only the Code Flash. The API returns a fail status if the user does not have write access to flash based on the SMPU settings.	
11	EraseResume	Resumes a suspended erase operation.	
12	EraseSector	Starts an erase operation on a specified sector and cannot be called on SFlash1.	
13	EraseSuspend	Suspends an ongoing erase operation. Do not read from a suspended sector. The Program Row API function returns an error if invoked on the suspended sector.	
14	GenerateHash	Returns the truncated SHA-256 of the flash boot programmed in SFlash and optionally includes the public key and other objects as indicated in the Table of Contents (TOC). Gets the flash boot size from TOC. Typically, this function will be called to check if the HASH blown into eFuse matches with what the ROM boot expects it to be.	
15	Switch between the high-current regulator (REGHC or PMIC without REGHC) required to run CM7 and the linear regulator (LDO). It should be called to switch from LDO to REGHC before enabling CM7. The Configure Regulator system call should be called before using this function.		
16	Configure the high-current regulator (REGHC) for devices that include REGHC, or PMIC for devices that use PMIC control without REGHC. It should be called to configure the desired regulator once before switching to the regulator using the Switch Over Regulators system call.		
17	ProgramRow	Programs the addressed flash page (Code Flash, Work Flash, or User SFlash ¹). The user must provide the data to be loaded and the flash address to be programmed. The flash page should be in the erased state. Any system call using Flash Programming cannot be aborted or cancelled.	

Hint Bar

¹ Supervisory flash.

API Summary (3/4)



No.	System Call	Summary	
18	ReadFuseByte	Returns the value of an eFuse. The read value of a blown eFuse bit is '1' and that of an unblown eFuse bit is '0'. This API inherits the client protection context.	
19	ReadFuseByteMargin	Returns the eFuse contents of the addressed byte read marginally. The read value of a blown eFuse bit is '1' and that of an unblown eFuse bit is '0'. This API inherits the client's protection context.	
20	ReadSWPU	Reads the identified SWPU from SRAM. The PU ID is based on the storage of SWPU in SFlash. Only one contiguous SWPU will index in SFlash even though there are two physically separate storage areas.	
21	ReadUniqueID	Returns the unique ID of the die from SFlash.	
22	SetEnforcedApproval	Sets the EnforcedApproval bit in SRAM. EnforcedApproval bit is stored in PC1 private SRAM. If this bit is set, the API checks for a supervised marker.	
23	SiliconID	Returns a 12-bit family ID, 16-bit silicon ID, 8-bit revision ID, and the current protection state.	
24	SoftReset	Resets the system by setting the CM0+ AIRCR system reset bit. This will result in a system-wide reset except for debug logic. This API can also be used to selectively reset just the CM4/CM7_0/CM7_1 cores based on 'type' parameter. CM4/CM7_0/CM7_1 should be in DeepSleep mode when it resets selectively.	
25	TransitiontoRMA	Converts parts from SECURE to RMA life-cycle stage.	

Hint Bar

¹ Supervisory flash

API Summary (4/4)



No.	System Call	Summary
26	TransitiontoSecure	Validates the FACTORY_HASH and programs SECURE_HASH, secure access restrictions, and dead access restrictions into eFuse. Programs secure or secure with debug fuse to transition to SECURE or SECURE with DEBUG life-cycle stage. Only allowed in NORMAL_PROVISIONED stage.
27	WriteRow	Programs flash. User must provide data to be loaded and flash address to be programmed. This API can be called only on SFlash¹. Performs pre-program, erase, and then programs the flash page with contents provided in SRAM.
28	WriteSWPU	Updates the identified SWPU in SRAM if the client has appropriate access. The PU ID is based on the storage of SWPU in SFlash. Only one contiguous SWPU indexes in SFlash even though there are two physically separate storages.
29	DebugPowerUpDown	Used for handling the power transitions of CM7_0/1 power domains to properly connect/disconnect debug probe to/from the device.
30	LoadRegulatorTrims	Used to adapt the output voltage for internal regulators during handover.
31	OpenRMA	Enables full access to the device in the RMA life-cycle stage upon successful execution

Hint Bar

¹ Supervisory flash





- Flash erase by CM4/CM7 master using the Erase All API
 - CM4/CM7 requests a system call to CM0+
 - API parameters are passed using IPC
 - Erase All API parameters are as follows

Master (CM4/7) Setting Parameters of Erase All API

Address	Value to be Written	Description			
IPC_DATA0	IPC_DATA0 Register				
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address			
SRAM_SCR	SRAM_SCRATCH_ADDR				
Bits [31:24]	0x0A	Erase All opcode			
Bits [23:0]	0xXXXXX	Not used			

Return of API Execution Result from CM0+

Address	Value to be Written	Description
SRAM_SCRA	ATCH_ADDR	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	
Bits [27:0]	Error Code	A failure status is indicated by 0xF00000XX

Hint Bar


Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B, chapter 39 for CYT3D/4D, System Calls, and System Call Status for additional details

Refer to the Interprocessor Communication training section for additional IPC details

API Operation (1/3)



- Steps to activate Erase All API flow
 - SRAM_SCRATCH_ADDR = 0x08010000¹
 - Erase All opcode = 0x0A000000
 - Acquire a lock
 - 2. Write the opcode of Erase All to SRAM_SCRATCH_ADDR
 - 3. Write SRAM SCRATCH ADDR to DATA0
 - Generate notification event by writing to the IPC_NOTIFY register
 - 5. Wait to be released by the IPC by polling the IPC_RELEASE register or RELEASE event



¹ SRAM addresses for the CY2B7/B9 series.

API Operation (2/3)



- Steps to execute API flow of Erase All API
 - Execution of API is performed by CM0+
 - SRAM_SCRATCH_ADDR area is used as Status code after reading opcode
 - Detect API notification event
 - 2. Read SRAM_SCRACH_ADDR (0x080100001) from DATA0
 - 3. Read the opcode (0x0A000000) from SRAM_SCRATCH_ADDR (0x08010000)
 - 4. If opcode is unknown, write the failure code to SRAM_SCRATCH_ADDR (0x08010000)
 - Write the progress code to SRAM_SCRATCH_ADDR (0x08010000)
 - Execute Erase All
 - 7. If the result is fail, write the failure code to SRAM SCRATCH ADDR (0x08010000)
 - 8. Write the success code to SRAM_SCRATCH_ADDR (0x08010000)
 - Generate a release event by writing to the IPC_RELEASE register


CM0+ NMI Handler IPC₁ Start **ACQUIRE** Detect API notification NOTIFY API Release event as NMI Event to Main CPU Read SRAM SCRACH ADDR (CM4 or CM7) DATA0 (0x08010000) from DATA0 DATA1 Read the 0x0A000000 LOCK STATUS from 0x08010000 Write the failure code SRAM Unknown opcode to 0x08010000 Write the progress status Opcode/Status 0x08010000 **Execute Erase All** Write the failure code Execute Success to 0x08010000 Yes Write the success code to 0x08010000 Generate release event Return API notification End

¹ SRAM addresses for the CY2B7/B9 series

API Operation (3/3)



- Closed API flow of Erase All-API
- \rightarrow SRAM_SCRATCH_ADDR = 0x08010000¹
 - Erase All opcode = 0x0A000000
 - SRAM_SCRATCH_ADDR area is stored in Status code
 - Detect API release event
 - Read the Status from DATA0
 - If the status code is failure, transfer to Fail operation and end API
 - 4. If the status code is success, the API ends normally
- Release event can also be reported as an interrupt



¹ SRAM addresses for the CY2B7/B9 series.





- Program operation by CM4/CM7 using the Program Row API
 - CM4/CM7 requests a system call to CM0+
 - API parameters are passed using IPC
 - Program Row API parameters are as follows
- The example shows write operation with 64-bit test data (0x55AA55AA x 2) into code flash

Master (CM4/CM7) Setting Parameters of Program Row API

Address	Value to be Written	Description			
IPC_DATA0 F	IPC_DATA0 Register				
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address			
SRAM_SCRA	TCH_ADDR				
Bits [31:24]	0x06	Program Row opcode			
Bits [7:0]	0xXXXXXX	Not used			

Return of API Execution Result from CM0+

Address	Value to be Written	Description
SRAM_SCRA	TCH_ADDR	
Bits [31:28]	0xA = SUCCESS/Program command ongoing in background0xF = ERROR	
Bits [27:0]	Error Code	A failure status is indicated by 0xF00000XX

Hint Bar


Review TRM chapter 33 for CYT2B, chapter 37 for CYT3B/4B, chapter 39 for CYT3D/4D, System Calls, and System Call Status for additional details

Refer to the Interprocessor Communication training section for additional IPC details

API Operation (1/3)



- Steps to activate Program Row API flow
 - SRAM_SCRATCH_ADDR = $0x08010000^{1}$
 - Program Row opcode = 0x06000000
 - Acquire a lock
 - Write the opcode of Program row/Data size/Flash address/SRAM_SCRATCH_DATA_ADDR to SRAM_SCRATCH_ADDR Write the 32-bit data (0x55AA55AA) to data[0] Write the 32-bit data (0x55AA55AA) to data[1]
 - 3. Write SRAM_SCRATCH_ADDR to DATA0
 - Generate notification event by writing to the IPC_NOTIFY register
 - 5. Wait to be returned success status (0xA)




¹ SRAM addresses for the CY2B7/B9 series.

API Operation (2/3)



- Steps to execute Program Row API flow
 - Execution of API is performed by CM0+
 - SRAM_SCRATCH_ADDR area is used as status code after reading opcode
 - Detect API notification event
 - 2. Read the SRAM_SCRACH_ADDR (0x08010000¹) from DATA0
 - 3. Read the opcode (0x06000000) from SRAM_SCRATCH_ADDR (0x08010000)
 - 4. If opcode is unknown, write the failure code to SRAM_SCRATCH_ADDR (0x08010000)
 - 5. Execute Program Row
 - 6. If the result is fail, write the failure code to SRAM_SCRATCH_ADDR (0x08010000)
 - 7. Write the success code to SRAM_SCRATCH_ADDR (0x08010000)
 - 8. Generate a release event by writing to the IPC_RELEASE register




¹ SRAM addresses for the CY2B7/B9 series

API Operation (3/3)



- Closed API flow of Program Row API
 - SRAM_SCRATCH_ADDR = $0x08010000^{1}$
 - Program Row opcode = 0x06000000
 - SRAM_SCRATCH_ADDR area is stored in Status code
 - 1. Detect API release event
 - 2. If the status code is failure, transfer to Fail operation and end API
 - 3. If the status code is success, API ends normally
- Release event can also be reported as an interrupt



¹ SRAM addresses for the CY2B7/B9 series.



Part of your life. Part of tomorrow.





Revision	ECN	Submission Date	Description of Change
**	6136844	04/17/2018	Initial release
*A	6409117	12/12/2018	Added the note descriptions. Added CYT2B9 and CYT4BF to Introduction. Updated the Block Diagram in Introduction, Flash Memory Operation with API table and API Summary table. Added eFuse section. Fixed the diagram of P17 (API Operation (2/3); IPC0 to IPC1).
*B	6639127	07/29/2019	Added CYT4DN to the introduction and added information in all sections. Updated page 2. Added Program Row API use case in Example of Flash Memory Operation with API in pages 20 to 23.
*C	7072326	01/21/2021	Updated page 2, 3. Removed "Inject Public Key", "Write Normal Access Restriction", "Write TOC2", "EnterFlashMarginMode" and "ExitFlashMarginMode" APIs. Added "SwitchOverRegulators", "ConfigureRegulator", "DebugPowerUpDown", "LoadRegulatorTrims", and "OpenRMA" APIs.