


Low dropout linear voltage regulator

Features

- Wide input voltage range from 4.0 V to 40 V
- Output voltage 5 V
- Output voltage precision $\pm 2\%$
- Output current up to 150 mA
- Low current consumption of 36 μA
- Very low dropout voltage of typ. 200 mV at 100 mA output current
- Stable with small output capacitor of 1 μF
- Enable
- Overtemperature shutdown
- Output current limitation
- Wide temperature range from -40°C up to 150°C
- Green Product (RoHS-compliant)
- AEC qualified



Potential applications

The device is designed for the harsh environment of automotive applications

Product validation

Qualified for automotive applications.
Product validation according to AEC-Q100.

Description

The OPTIREG™ linear TLS715B0EJV50 is a low dropout linear voltage regulator for load current up to 150 mA . An input voltage of up to 40 V is regulated to $V_{Q,nom} = 5\text{ V}$ with $\pm 2\%$ precision.

The TLS715B0EJV50, with a typical quiescent current of 36 μA , is the ideal solution for systems requiring very low operating current, such as those permanently connected to the battery.

It features a very low dropout voltage of 200 mV, when the output current is less than 100 mA. In addition, the dropout region begins at input voltages of 4.0 V (extended operating range). This makes the TLS715B0EJV50 suitable to supply automotive systems with start-stop requirements.

The device can be switched on and off by the Enable feature as described in [Chapter 5.3](#).

In addition, the TLS715B0EJV50's new fast regulation concept requires only a single 1 μF output capacitor to maintain stable regulation.

The device is designed for the harsh environment of automotive applications. Therefore standard features like output current limitation and overtemperature shutdown are implemented and protect the device against failures like output short circuit to GND, overcurrent and overtemperature. The TLS715B0EJV50 can be also used in all other applications requiring a stabilized 5 V supply voltage.

Type	Package	Marking
TLS715B0EJV50	PG-DSO-8 EP	715B0V50

Table of contents

	Features	1
	Potential applications	1
	Product validation	1
	Description	1
	Table of contents	2
1	Block diagram	3
2	Pin configuration	4
2.1	Pin assignment	4
2.2	Pin definitions and functions	4
3	General product characteristics	5
3.1	Absolute maximum ratings	5
3.2	Functional range	6
3.3	Thermal resistance	7
4	Electrical characteristics	8
4.1	Voltage regulation	8
5	Typical performance characteristics voltage regulator	10
5.1	Current consumption	12
5.2	Typical performance characteristics current consumption	13
5.3	Enable	14
5.4	Typical performance characteristics Enable	15
6	Application information	16
6.1	Application diagram	16
6.2	Selection of external components	16
6.2.1	Input pin	16
6.2.2	Output pin	16
6.3	Thermal considerations	17
6.4	Reverse polarity protection	17
6.5	Further application information	18
7	Package information	19
8	Revision history	20
	Disclaimer	21

1 Block diagram




Figure 1 Block diagram

2 Pin configuration

2.1 Pin assignment




Figure 2 Pin configuration

2.2 Pin definitions and functions

Table 1 Pin definitions and functions

Pin	Symbol	Function
1	I	Input For compensating line influences, a capacitor to GND close to the IC terminals is recommended.
2	EN	Enable (integrated pull-down resistor) Enable the IC with high level input signal. Disable the IC with low level input signal.
3	GND	Ground
4, 5, 6, 7	n.c.	Not connected Leave open or connect to GND.
8	Q	Output Block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance C _Q and ESR in Functional range table.
Pad	–	Exposed Pad Connect to heatsink area. Connect with GND on PCB.

3 General product characteristics

3.1 Absolute maximum ratings

Table 2 Absolute maximum ratings ¹⁾

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input I, Enable EN							
Voltage	V_I, V_{EN}	-0.3	–	45	V	–	P_4.1.1
Output Q							
Voltage	V_Q	-0.3	–	7	V	–	P_4.1.2
Temperature							
Junction temperature	T_j	-40	–	150	°C	–	P_4.1.3
Storage temperature	T_{stg}	-55	–	150	°C	–	P_4.1.4
ESD robustness							
ESD robustness to GND	V_{ESD_HBM}	-2	–	2	kV	2)	P_4.1.5
ESD robustness to GND	V_{ESD_CDM}	-750	–	750	V	3)	P_4.1.6

1) Not subject to production test, specified by design.

2) ESD robustness, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF).

3) ESD robustness, Charged Device Model “CDM” according JEDEC JESD22-C101.

Notes:

- Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

3.2 Functional range

Table 3 Functional range

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input voltage range for normal operation	V_I	$V_{Q,nom} + V_{dr}$	–	40	V	–	P_4.2.1
Extended input voltage range	$V_{I,ext}$	4.0	–	40	V	1)	P_4.2.2
Enable voltage range	V_{EN}	0	–	40	V	–	P_4.2.3
Output capacitor's requirements for stability	C_Q	1	–	–	μF	2)	P_4.2.4
Output capacitor's ESR	$ESR(C_Q)$	–	–	5	Ω	3)	P_4.2.5
Junction temperature	T_i	–40	–	150	°C	–	P_4.2.6

1) When V_I is between $V_{I,ext,min}$ and $V_{Q,nom} + V_{dr}$, $V_Q = V_I - V_{dr}$. When V_I is below $V_{I,ext,min}$, V_Q can drop down to 0 V.

2) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.

3) Relevant ESR value at $f = 10$ kHz.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

3.3 Thermal resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 4 Thermal resistance

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Junction to case	R_{thJC}	–	13	–	K/W	¹⁾	P_4.3.1
Junction to ambient	R_{thJA}	–	46	–	K/W	²⁾ 2s2p board	P_4.3.2
Junction to ambient	R_{thJA}	–	153	–	K/W	³⁾ 1s0p board, footprint only	P_4.3.3
Junction to ambient	R_{thJA}	–	71	–	K/W	³⁾ 1s0p board, 300 mm ² heatsink area on PCB	P_4.3.4
Junction to ambient	R_{thJA}	–	59	–	K/W	³⁾ 1s0p board, 600 mm ² heatsink area on PCB	P_4.3.5

1) Not subject to production test, specified by design.

2) Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board. The product (chip and package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

3) Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board. The product (chip and package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 1 copper layer (1 x 70 μm Cu).

4 Electrical characteristics

4.1 Voltage regulation

The output voltage V_Q is divided by a resistor network. This fractional voltage is compared to an internal voltage reference and drives the pass transistor accordingly.

The control loop stability depends on the output capacitor C_Q , the load current, the chip temperature and the internal circuit design. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in [Table 3](#) must be maintained. For details see the typical performance graph [Output capacitor series resistor ESR\(\$C_Q\$ \) versus output current \$I_Q\$](#) . Since the output capacitor is used to buffer load steps, it should be sized according to the application's needs.

An input capacitor C_I is not required for stability, but is recommended to compensate line fluctuations. An additional reverse polarity protection diode and a combination of several capacitors for filtering should be used, in case the input is connected directly to the battery line. Connect the capacitors close to the regulator terminals.

Whenever the load current exceeds the specified limit, for example in case of a short circuit, the output current is limited and the output voltage decreases.

The overtemperature shutdown circuit prevents the IC from immediate destruction under fault conditions (for example, output continuously short-circuited) by switching off the power stage. After the chip has cooled, the regulator restarts. This oscillatory thermal behaviour causes the junction temperature to exceed the maximum rating of 150°C and can significantly reduce the IC's lifetime.




Figure 3 Block diagram voltage regulation

4 Electrical characteristics

Table 5 Electrical characteristics voltage regulator

$V_I = 13.5 \text{ V}$; $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to ground (unless otherwise specified).

Typical values are given at $T_j = 25^\circ\text{C}$, $V_I = 13.5 \text{ V}$.


Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Output voltage precision	V_Q	4.9	5.0	5.1	V	$0.05 \text{ mA} < I_Q < 150 \text{ mA}$ $6 \text{ V} < V_I < 28 \text{ V}$	P_5.1.1
Output voltage precision	V_Q	4.9	5.0	5.1	V	$0.05 \text{ mA} < I_Q < 100 \text{ mA}$ $6 \text{ V} < V_I < 40 \text{ V}$	P_5.1.2
Output current limitation	$I_{Q,\text{max}}$	151	250	350	mA	$0 \text{ V} < V_Q < 4.8 \text{ V}$ $4 \text{ V} < V_I < 28 \text{ V}$	P_5.1.5
Load regulation steady-state	$ \Delta V_{Q,\text{load}} $	–	1	25	mV	$I_Q = 0.05 \text{ mA}$ to 100 mA $V_I = 6 \text{ V}$	P_5.1.9
Line regulation steady-state	$ \Delta V_{Q,\text{line}} $	–	1	25	mV	$V_I = 8 \text{ V}$ to 32 V $I_Q = 5 \text{ mA}$	P_5.1.10
Dropout voltage $V_{\text{dr}} = V_I - V_Q$	V_{dr}	–	200	500	mV	¹⁾ $I_Q = 100 \text{ mA}$	P_5.1.11
Power supply ripple rejection	$PSRR$	–	60	–	dB	²⁾ $f_{\text{ripple}} = 100 \text{ Hz}$ $V_{\text{ripple}} = 0.5 \text{ Vpp}$	P_5.1.12
Overtemperature shutdown threshold	$T_{j,\text{sd}}$	151	–	200	$^\circ\text{C}$	²⁾ T_j increasing	P_5.1.13
Overtemperature shutdown threshold hysteresis	$T_{j,\text{sdh}}$	–	15	–	K	²⁾ T_j decreasing	P_5.1.14

1) Measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at $V_I = 13.5 \text{ V}$.


2) Not subject to production test, specified by design.

5 Typical performance characteristics voltage regulator


Output voltage V_Q versus
junction temperature T_j




Output current I_Q versus
input voltage V_I



Dropout voltage V_{dr} versus
junction temperature T_j




Dropout voltage V_{dr} versus
output current I_Q




5 Typical performance characteristics voltage regulator


Output voltage V_Q versus
input voltage V_I



Power supply ripple rejection $PSRR$ versus
ripple frequency f_r



Output capacitor series resistor $ESR(C_Q)$ versus
output current I_Q



5.1 Current consumption


Table 6 Electrical characteristics current consumption

$V_I = 13.5\text{ V}$; $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$ (unless otherwise specified).
Typical values are given at $T_j = 25^\circ\text{C}$, $V_I = 13.5\text{ V}$.


Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Current consumption $I_q = I_I$	$I_{q,off}$	–	1.5	5	μA	$V_{EN} \leq 0.4\text{ V}$ $T_j < 105^\circ\text{C}$	P_5.3.1
Current consumption $I_q = I_I - I_Q$	I_q	–	36	80	μA	$0.05\text{ mA} < I_Q < 100\text{ mA}$	P_5.3.2

5.2 Typical performance characteristics current consumption


Current consumption I_q versus
output current I_Q




Current consumption I_q versus
input voltage V_I



Current consumption I_q versus
junction temperature T_j



Current consumption in OFF mode $I_{q,off}$ versus
junction temperature T_j



5.3 Enable

The TLS715B0EJV50 can be switched on and off by the Enable feature. Connect a HIGH level as specified below (for example, the battery voltage) to pin EN to enable the device; connect a LOW level as specified below (for example, GND) to switch it off. The Enable function has a build-in hysteresis to avoid toggling between ON/OFF state, if signals with slow slopes are applied to the input.

Table 7 Electrical characteristics Enable


$V_I = 13.5\text{ V}$; $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to ground (unless otherwise specified).

Typical values are given at $T_j = 25^\circ\text{C}$, $V_I = 13.5\text{ V}$.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Enable voltage high level	$V_{\text{EN,H}}$	2	–	–	V	V_Q settled	P_5.5.1
Enable voltage low level	$V_{\text{EN,L}}$	–	–	0.8	V	$V_Q \leq 0.1\text{ V}$	P_5.5.2
Enable threshold hysteresis	$V_{\text{EN,Hy}}$	75	–	–	mV	–	P_5.5.3
Enable input current low level	$I_{\text{EN,H}}$	–	–	5.5	μA	$V_{\text{EN}} = 5\text{ V}$	P_5.5.4
Enable input current high level	$I_{\text{EN,H}}$	–	–	22	μA	$V_{\text{EN}} < 18\text{ V}$	P_5.5.5
Enable internal pull-down resistor	R_{EN}	0.9	1.5	2.6	$\text{M}\Omega$	–	P_5.5.6

5.4 Typical performance characteristics Enable

Enabled input current I_{EN} versus
enabled input voltage V_{EN}



6 Application information

Note: The following information is given as a hint for the implementation of the device only and should not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

6.1 Application diagram




Figure 4 Application diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

6.2 Selection of external components

6.2.1 Input pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line for example, ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10 µF to 470 µF is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to over-voltage above 45 V.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in order to protect the voltage regulator against external disturbances and damages.

6.2.2 Output pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in [Functional range](#). The graph [Output capacitor series resistor ESR\(\$C_Q\$ \) versus output current \$I_Q\$](#) shows the stable operation range of the device.

TLS715B0EJV50 is designed to be stable with extremely low ESR capacitors. According to the automotive requirements, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator's output and GND pins and on the same side of the PCB as the regulator itself. In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

6.3 Thermal considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_D = (V_I - V_Q) \times I_Q + V_I \times I_q$$

with

- P_D : continuous power dissipation
- V_I : input voltage
- V_Q : output voltage
- I_Q : output current
- I_q : quiescent current

The maximum acceptable thermal resistance R_{thJA} can then be calculated:

$$R_{thJA,max} = (T_{j,max} - T_a) / P_D$$

with

- $T_{j,max}$: maximum allowed junction temperature
- T_a : ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in [Thermal resistance](#).

Example

Application conditions:

$$V_I = 13.5 \text{ V}$$

$$V_Q = 5 \text{ V}$$

$$I_Q = 100 \text{ mA}$$

$$T_a = 85^\circ\text{C}$$

Calculation of $R_{thJA,max}$:

$$P_D = (V_I - V_Q) \times I_Q + V_I \times I_q \quad (V_I \times I_q \text{ can be neglected because of very low } I_q)$$

$$= (13.5 \text{ V} - 5 \text{ V}) \times 100 \text{ mA}$$

$$= 0.85 \text{ W}$$

$$R_{thJA,max} = (T_{j,max} - T_a) / P_D$$

$$= (150^\circ\text{C} - 85^\circ\text{C}) / 0.85 \text{ W} = 76.47 \text{ K/W}$$

As a result, the PCB design must ensure a thermal resistance R_{thJA} lower than 76.47 K/W. According to [Thermal resistance](#), at least 300 mm² heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

6.4 Reverse polarity protection

TLS715B0EJV50 is not self protected against reverse polarity faults and must be protected by external components against negative supply voltage. An external reverse polarity diode is needed. The absolute maximum ratings of the device as specified in [Absolute maximum ratings](#) must be respected.

6.5 Further application information

For further information you may contact <https://www.infineon.com>.

7 Package information




Figure 5 PG-DSO-8 EP

Green Product (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a Green Product. Green Products are RoHS-compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

<https://www.infineon.com/packages>



8 Revision history

Revision	Date	Changes
Rev. 1.01	2024-12-12	Editorial changes and template update
Rev. 1.00	2015-04-02	Datasheet initial version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-12-12

Published by

Infineon Technologies AG
81726 Munich, Germany

© 2024 Infineon Technologies AG
All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference
IFX- ubv1733308348173
Z8F53229611

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.