TriCore™ AURIX™ Family
32-bit (TC23x, TC22x)

PCB design Guidelines
AP32261
LEGAL DISCLAIMER
THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPOURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EconoPACK™, EiceDRIVER™, eupec™, FCOS™, HIFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, POWERCODE™; PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQI™, TRENCHSTOP™, TriCore™.

Other Trademarks


Last Trademarks Update 2011-11-11
Revision History

Major changes since previous revision

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changed By</th>
<th>Change Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>04.11.2014</td>
<td>V1.1</td>
<td>M.Gökcen</td>
<td>Tables1-5 updated, Fig.-8 added, Chapter 3.1 added.</td>
</tr>
<tr>
<td>09.10.2015</td>
<td>V1.2</td>
<td>M. Gökcen</td>
<td>Table-1,-2,-3 updated</td>
</tr>
</tbody>
</table>

We Listen to Your Comments
Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of our documentation. Please send your proposal (including a reference to this document title/number) to:

cctdd@infineon.com
# Table of Contents

Revision History ..................................................................................................................4

Table of Contents ..................................................................................................................5

1  About this document ...........................................................................................................6
   1.1 Scope and purpose .........................................................................................................6

2  Pinouts ..................................................................................................................................7
   2.1 General Information ....................................................................................................7
   2.2 Packages .....................................................................................................................7

3  PCB Design Recommendations ..........................................................................................11
   3.1 Recommendation for unused pins .............................................................................14

4  Example Layouts for the AURIX™ Family ........................................................................15
   4.1 Example Layout for TQFP-80 Package ......................................................................16
   4.2 Example Layout for TQFP-100 Package ....................................................................17
   4.3 Example Layout for TQFP-144 Package ....................................................................18
   4.4 Example Layout for LFBGA-292 Package ...................................................................20
1 About this document

1.1 Scope and purpose

The TC22x and TC23x are part of the AURIX™ family of 32-bit microcontroller products. They are available in TQFP-80, TQFP-100, TQFP144 and LFBGA-292 packages, which requires a PCB carefully designed for electromagnetic compatibility.

This document provides product-specific recommendations and guidelines for the TC22x and TC23x, and should be read in conjunction with the Infineon PCB Design Guidelines for Microcontrollers (AP24026), which gives general design rule information for PCB design.

Note: This document contains design recommendations from Infineon Technologies point of view. Effectiveness and performance of the final application implementation must be validated by the customer, based on their specific implementation choices.
2 Pinouts

2.1 General Information

The microcontroller has four supply domains which should be decoupled individually:

- \( VDD = 1.3V \) for Core
- \( VDDP3 = 3.3V \) for I/O Pad
- \( VDDM = 3.3V, \) or \( 5V \) for ADC

The power supply feeding from the regulator outputs to each domain can be made on a supply layer (POWER).

2.2 Packages

![Figure 1 TC222 package](image)

VDD
VDDP3
VSS
VDDM
VSSM
VAREF
VAGND
Figure 2  TC233 / TC223 package
Figure 3  TC234 / TC224 packages
Figure 4  TC237 package
3 PCB Design Recommendations

Decoupling the Power Distribution Network of the microcontroller IC is critical to the PCB design process, because careful selection of the decoupling capacitors and placement has a big influence on the high speed performance of the board, and can reduce the emissions. The on-board decoupling capacitors have an effective range of 1MHz – 200MHz. The range above 200MHz can be covered by using power plane capacitance. The effectiveness of the decoupling capacitors depends on the optimum placement and connection type.

Recommendations
- Place the µC and Connector with high speed signals first, to ensure minimal length of the traces.
- Do not place other components between the Connectors and the µC.
- Place possible noise sources away from the high speed signals.
- Components that communicate with devices outside the board should be placed at the edge of the board.
- Place capacitors as close as possible to the µC.
- Keep the interconnection inductance of capacitors to the µC as low as possible.
- Use low effective series resistance and inductance (ESR and ESL) capacitors.
- Since parasitic inductance is the limiting factor of the capacitor response to high frequency demand of current from the device, the ESL of the capacitor and the connection inductance should be selected so that the optimum value for the design is reached.
- Connect capacitors with vias close to the side of the pads.
- Use side placement of the vias to reduce the current loop.
- Dual vias can be used to reduce the parasitic inductance.
- Solder lands, traces and vias should be optimized for capacitor placement.
- Do not use long traces to connect capacitors to GND or to VDD.
- Always keep the return path of the high frequency current (lowest inductance path) small.
- Select the smallest package available for the capacitors.
- Select capacitors of type: ceramic multilayer X7R or X5R.

Figure 5 Decaps connection
To reduce the radiation / coupling from the oscillator circuit, a separated ground island on the GND layer should be made. This ground island can be connected at one point to the GND layer. This helps to keep noise generated by the oscillator circuit locally on this separated island. The ground connections of the load capacitors and VSSOSC should also be connected to this island. Traces for the load capacitors and Xtal should be as short as possible.

**Figure 6 Layout proposals for Oscillator circuit (shown for BGA Package)**

- To minimize the EMI radiation on the PCB, the following signals are to be considered as critical:
  1. ERAY Pins
  2. Ethernet Pins (Only for ADAS & ED)
  3. QSPI Pins
  4. External Clock Pins
  5. Supply Pins
     - Route these signals with adjacent ground reference and avoid signal and reference layer changes.
     - Route them as short as possible.
     - Routing ground on each side can help to reduce coupling to other signals.
     - The ground system must be separated into analog and digital grounds. The analog ground must be separated into two groups:
       - Ground for OSC / PLL supply pins as common star point.
       - Ground for ADC (VSSM for VDDM) as common star point.
     - The power distribution from the regulator to each power plane should be made over filters.
     - RC Filters can be inserted in the supply paths at the regulator output and at the branching to other module supply pins like VDD and VDDP3 (for osc.) and VDDM.
     - Using inductance or ferrite beads (5 – 10 µH) instead of the resistors can improve the EME behaviour of the circuit and reduce the radiation up to ~10dBµV on the related supply net.
     - OCDS must be disabled.
     - Select weakest possible driver strengths and slew rates for all I/Os (see AP32111 “Scalable Pads”).
     - Use lowest possible frequency for SYSCLK.
     - Avoid cutting the GND plane by via groups. A solid GND plane must be designed.
Figure 7  Filtering of VDD, VDDP3 and VDDM supply pins for TC22x – TC23x

* Resistance values must be calculated according to the application circuit tolerances.
** VDD => 42 (LQFP80), 52 (LQFP100), 79 (LQFP144), II19 (LFBGA292)
*** VDDP3 => 45 (LQFP80), 55 (LQFP100), 83 (LQFP144), II20 (LFBGA292)
3.1 Recommendation for unused pins

In case of not using all I/O-Pins of the microcontroller, it is recommended to take some measures on software and PCB. Table-1 gives an overview of the measures for different I/O-Pins. The measures given in the table are optimized from EMC point of view. If this is not required, other measures are also applicable.

Table 1 Considerations for unused “Output, Supply, Input and I/O” pins

<table>
<thead>
<tr>
<th>I/O Type:</th>
<th>Measure</th>
<th>Reason</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Pins (Modules)</td>
<td>See the User’s Manual.</td>
<td>-</td>
</tr>
<tr>
<td>I/O-Pins</td>
<td>Should be configured as output and driven to static low in the weakest driver mode in order to improve EMI behaviour. Configuration of the I/O as input with pull-up or pull-down is also possible. Solder pad should be left open and not be connected to any other net (layout isolated PCB-pad only for soldering).</td>
<td>In case of an emergency stop, it is possible that the I/Os are switched to high state. This leads to a damage of the I/O if it is connected to GND (electro migration stress current). If output is active and the level is defined, no unexpected switching of the input path is possible.</td>
</tr>
<tr>
<td>Output Pins including LVDS</td>
<td>Should be driven static in the weakest driver mode.</td>
<td>Defined potential of the output stage (In some cases multiplexer output as alternate function) reduces leakage current and improves immunity.</td>
</tr>
<tr>
<td>Input Pins without internal pull device</td>
<td>For pins with alternate function, see product target specification to define the necessary logic level. Should be connected with a resistor to GND (range 10k – 1Meg) wherever possible. No impact on design is however expected if a direct connection to GND is made. Groups of 8 pins can be used to reduce number of external pull-up/down devices (keep in mind leakage current).</td>
<td>This avoids the initial current consumption peaks after reset of the device by defined level at inputs. These current peaks can be caused by uncontrolled switching of the Schmitt-trigger of the input due to leakage currents.</td>
</tr>
<tr>
<td>Input Pins with internal pull device</td>
<td>For pins with alternate function see product specification to define the necessary logic level. Should be configured as pull-down (Exception: if the User’s Manual requires high level for alternate functions). No impact on design is expected if static high level is activated. Solder pad should not be connected to any other net (isolated PCB-pad only for soldering)</td>
<td>This avoids the initial current consumption peaks after reset of the device by defined level at inputs. These current peaks can be caused by uncontrolled switching of the Schmitt-trigger of the input due to leakage currents.</td>
</tr>
</tbody>
</table>
4  Example Layouts for the AURIX™ Family

The AURIX™ TC22x and TC23x 32-bit microcontroller products are available in the following packages:

- TQFP-80
- TQFP-100
- TQFP-144
- LF BGA-292

The microcontrollers have the following supply domains:

- \( VDD=1.3V \) for Core
- \( VDDP3=3.3V \) for I/O Pad
- \( VDDM=3.3V \) or 5V for ADC

The power supply feeding from the regulator outputs to each domain can be made on a supply layer (POWER).

![Figure 8](image)

Figure 8  Decoupling capacitor placement overview according to the layout examples for TC22x and TC23x in Figures 9 -12  (C8 / C13: Flying Capacitor for SMPS mode)
4.1 Example Layout for TQFP-80 Package

Figure 9  TQFP-80 Package

Table 2  Decoupling Capacitor List for TQFP-80 Package

<table>
<thead>
<tr>
<th>Capacitor</th>
<th>Value</th>
<th>Supply</th>
<th>TQFP-80 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>C9, C10</td>
<td>2 x 100nF</td>
<td>VDD</td>
<td>54, 11</td>
</tr>
<tr>
<td>C3</td>
<td>1x 100nF for external supply mode</td>
<td>VDD</td>
<td>42</td>
</tr>
<tr>
<td></td>
<td>1x 2.2uF for LDO mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C4, C5</td>
<td>2 x 100nF</td>
<td>VDDP3</td>
<td>71, 12</td>
</tr>
<tr>
<td>C1</td>
<td>1 x 100nF</td>
<td>VDDP3</td>
<td>37</td>
</tr>
<tr>
<td>C2</td>
<td>1 x 330nF</td>
<td>VDDP3</td>
<td>45</td>
</tr>
<tr>
<td>C6</td>
<td>1 x 100nF</td>
<td>VAREF//VAGND</td>
<td>26//25</td>
</tr>
<tr>
<td>C7</td>
<td>1 x 100nF</td>
<td>VDDM//VSSM</td>
<td>28//27</td>
</tr>
</tbody>
</table>
4.2 Example Layout for TQFP-100 Package

![Diagram of TQFP-100 Package](image)

Figure 10  TQFP-100 Package

<table>
<thead>
<tr>
<th>Capacitor</th>
<th>Value</th>
<th>Supply</th>
<th>TQFP-100 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>C9,C11</td>
<td>2 x 100nF</td>
<td>VDD</td>
<td>11,68</td>
</tr>
</tbody>
</table>
| C3        | 1 x 100nF for TC223 in external supply mode  
|           | 1 x 2.2uF for TC223 in LDO mode | VDD | 52 |
| C10       | 1 x 100nF for TC233 in external supply mode  
|           | 1 x 2.2uF for TC233 in LDO mode  
|           | 1 x 10uF for TC233 in SMPS mode | VDD | 48 |
| C2        | 1 x 330nF | VDDP3 | 55 |
| C4,C5     | 2 x 100nF | VDDP3 | 86, 12 |
| C1        | 1 x 100nF for external supply mode  
|           | 1 x 4.7uF for SMPS mode | VDDP3 | 47 |
| C6        | 1 x 100nF | VAREF//VAGND | 31//30 |
| C7        | 1 x 100nF | VDDM//VSSM | 33//32 |
4.3 Example Layout for TQFP-144 Package

Figure 11  TQFP-144 Package
### Table 4  Decoupling Capacitor List for TQFP-144 Package

<table>
<thead>
<tr>
<th>Capacitor</th>
<th>Value</th>
<th>Supply</th>
<th>TQFP-144 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>C12,C9,C11</td>
<td>3 x 100nF</td>
<td>VDD</td>
<td>99, 10 (VDDSB for ADAS Device), 22</td>
</tr>
</tbody>
</table>
| C3 | 1 x 2.2μF for TC224 with LDO mode  
1 x 100nF for all other cases | VDD | 79 |
| C10 | 1 x 100nF for TC234 for external supply mode  
1 x 2.2μF for TC234 for LDO mode  
1 x 10μF for TC234 for SMPS mode | VDD | 70 |
| C2 | 1 x 330nF | VDDP3 | 83 |
| C1 | 1 x 4.7μF for TC234 in SMPS mode  
1 x 100nF for all other cases | VDDP3 | 69 |
| C4,C5 | 2 x 100nF | VDDP3 | 126, 23 |
| C8 | 1 x 1μF for TC234 in SMPS mode  
No cap required for all other cases | VCAP0-VCAP1 | 71//72 |
| C6 | 1 x 100nF | VAREF//VAGND | 41//42 |
| C7 | 1 x 100nF | VDDM //VSSM | 44//43 |
4.4 Example Layout for LFBGA-292 Package

Figure 12  LFBGA-292 Package
### Table 5  Decoupling Capacitor List for LFBGA-292 Package

<table>
<thead>
<tr>
<th>Capacitor</th>
<th>Value</th>
<th>Supply</th>
<th>LFBGA-292 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>C3,C9, C10,C11,C12</td>
<td>5 x 100nF</td>
<td>VDD</td>
<td>N19//L20, N14+P13//M13+N12, N7+P8//M8+N9, G8+H7//J8+H9, G13+H14//H12+J14</td>
</tr>
<tr>
<td>C14</td>
<td>1 x 2.2µF for LDO mode  1 x 10µF for SMPS mode</td>
<td>VDD</td>
<td>VDD Plane</td>
</tr>
<tr>
<td>C4</td>
<td>1 x 330nF</td>
<td>VDDP3</td>
<td>N20//L20</td>
</tr>
<tr>
<td>C1</td>
<td>1 x 100nF</td>
<td>VDDP3</td>
<td>A19//A20, B18//B19, D16//D17, E15//E16</td>
</tr>
<tr>
<td>C2</td>
<td>1 x 100nF</td>
<td>VDDP3</td>
<td>A2//B2, B3//B2, D5//D4</td>
</tr>
<tr>
<td>C5</td>
<td>1 x 100nF for external supply mode  1 x 4.7µF for SMPS mode</td>
<td>VDDP3</td>
<td>W20//Y20, V19/W19</td>
</tr>
<tr>
<td>C8</td>
<td>1 x 100nF</td>
<td>VDDP3</td>
<td>T11//P11</td>
</tr>
<tr>
<td>C7</td>
<td>1 x 100nF</td>
<td>VDDM / VSSM</td>
<td>Y5//Y4</td>
</tr>
<tr>
<td>C6</td>
<td>1 x 100nF</td>
<td>VAREF / VAGND</td>
<td>Y6//Y7</td>
</tr>
<tr>
<td>C13</td>
<td>1 x 1µF only for SMPS mode</td>
<td>VCAP0 /VCAP1</td>
<td>Y17//Y18</td>
</tr>
</tbody>
</table>