

Automotive Power Semiconductors

Application Note

Behavioural Model for SABER Simulations (MAST)

Multichannel HITFET TLE6240GP

by D.Metzner, J. Schäfer, M. Glavanovics

Support: simulate@infineon.com

Contents:

A. Introduction	2
B Modular Modelling methology, Interface declarations	2
C The digital model	5
D. Model Parameters and Features:	10
E. Example Simulation circuits	11
F. Validation Results, Range of Validity	14
G. Installation hints, Simulator settings	21



A.Introduction

A mixed signal behavioural model of the multichannel HITFET Device TLE 6240GP was implemented into the simulation package SABER. The level of abstraction is suited to support the design of electronic systems.

Dynamic and static characteristics are implemented as well as selfheating effects, protection and feedback features.

The Serial Peripheral Interface (SPI) was implemented by a digital model which interacts with the analog part by the MAST modeling language.

With the aid of these models, expensive breadboard experiments can be reduced and critical operation modes can be identified.

For a detailed describtion of the Product please refer to

http://www.infineon.com/cmc_upload/0/000/013/552/tle6240gp.pdf

http://www.infineon.com/cmc_upload/0/000/010/276/ANPS034e_inf.pdf

http://www.infineon.com/cmc_upload/migrated_files/document_files/Application_Notes/anps 043e.pdf

B Modular Modelling methology, Interface declarations

Because the Model must cover many potential applications, a hybrid modeling concept was used with two different approaches:

- modules where the description is based on the relevant physical equations:

- I) exact representation of the switching behavior (Stress, EMI, timing analysis)
- II) self heating effects (SOA, thermal design)
- behavioral parts, such as
 - III) protective and diagnostic functions
 - IV) gate drive characteristics
 - V) input and status output characteristics

were implemented.

At last, many "infrastructure" components ,e.g. supply concept and current mirrors can be eliminated in a behavioral model.

Output DMOS Transistor

Since the switching behavior of a DMOS is strongly nonlinear, the accurate description of MOS Capacitances, is essential (Miller Capacitance) for realistic results like EMI analysis.

DC- characteristics as Rdson depend not only of the intrinsic MOS Channel, but might also be dominated by drift regions and metalization effects for power devices.

For SOA considerations, effects of impact ionization (avalanche breakdown) have been included. In the semiconductor models, many of the parameters are coupled to the thermal system which consists of lumped elements.

Protective functions generally consist of feedback loops implemented by an analog circuit design. Here, the challenge is to reduce the complexity by behavioral descriptions containing controlled voltage or current sources.



While in a physical modeling approach all important dependencies on operating parameters as supply voltage or chip temperature are automatically included, the behavioral model parts have to be described by empirical equations. To get a good tradeoff between accuracy and simulation time the circuit parts based on thresholds and logic functions were represented by digital models, e.g. comparators, detection thresholds, processing of diagnosis information into protective actions, diagnosis output or interfaces such as the SPI (serial parallel interface).

Since many elements are used repeatedly in both domains (design and modeling), the structure of the design concept is converted to a modular modeling approach.

1) The analog model parts

cover a wide range of physical domains including the mechanical system, electromechanical parts (motors) and electrical circuit level (PCB) down to the silicon component (transistor level).

Since analog systems are represented by ordinary differential equations, the first and most important part of the modeling process is the creation of **compact or "lumped" models**. In our case, two domains are relevant:

The **thermal behavior** is normally described by the heat diffusion equation, a partial diff. eq. used to determine the transient cooling conditions of the power device. Because 3D heatflow is important (particularly in the case of a monolithic multichannel device), a lumped structure has to be built. To achieve the tradeoff between accuracy and complexity (for parameter extraction) a transient finite element simulation is performed which yields the thermal step response at the heat generating cells (self heating) and at the neighbouring influenced elements (cross-coupling).

Then, a comprehensive lumped structure of the main heat paths is defined in a similar way to electrical RC networks, involving vertical and lateral components, still leaving the parameter values for each element undefined._With symbolic algebra software a closed form solution for the step responses can be calculated with arbitrary network parameters. At last, an optimizer with adequate constraints is used to find a reasonable combination of these parameters (Ri and Ci) which has the most similar transient response.

To describe **the Power MOS** output transistor models accurately (correct switching transients and the on-state) In this case we are also using information of finite element software like *Medici* or *Dessis* to optimize the lumped elements.



Figure 1: Potential and current flow lines in a DMOS-Transistor cell



According to Fig. 1, current paths and potential distributions in Silicon structures result in nonlinear voltage controlled current sources. At this point all Parameters are derived from the basic equations of semiconductor physics.



Figure 2: cross section of a DMOS cell in self isolating Smart Power technology



Figure 3 Compact model of the Power MOSTransistor (electrothermal), from [mmpn]

The next level of abstraction is the behavioural simplification of the gate drive, including current limitation, active zener clamping for switching off inductive loads and fast/soft shut down features. These are implemented by means of:state dependent switches with nonlinear characteristics and hysteresis.

An example for a behavioral implementation of an analog circuit is the *current limiting function*:

The gate drive block in general consists of an array of zener-diodes, several types of BJTs and/or MOSFETs which can be divided into sensing elements, comparators, clamping structures and charge/discharge paths for the gate of the output Power DMOS.

In the current limiting concept an additional gate discharge path is turned on, if the measured current exceeds a specified value.

The gate voltage is then limited by an analog feedback loop, thus shifting the output transistor to a lower curve Id=f(Vds).

The implementation is done with a simple transconductance to discharge the MOS-gate. In addition, an interface to the digital world is needed for error processing: In the example of Box1, the overcurrent flag ovlg is shown.



In MAST, this functionality is implemented by the threshold function: values{ tflim=1+5e-4*(25-tc(ti)) # temperature drift of detection threshold iclim=(v(source,gndp)-vdslim*tflim) # transconductance to control Ugs of DMOS if (iclim>idlim) iclim=idlim # iclim=discharge current of MOS gate if (iclim<0) iclim=0 # limiting of discharge current } when(threshold(v(source,gndp),vdslim*tflim,b_ocd,a_ocd)){ #voltage threshold at current shunt #temperature dependent (tflim) if (a_ocd==1) schedule_event(time,ovlq,14_1) #set overcurrent flag at pos. X-ing schedule_next_time(time) #force analog timestep 3 when(threshold(v(source,gndp),vdslim*tflim-2m,b_ocd,a_ocd)){# negative X-ing with hysteresis if (a_ocd==-1) schedule_event(time,ovlq,14_0)# reset overcurrent flag schedule_next_time(time) # force analog timestep }

Box 1: Example for behavioral MAST Implemention of a current limiting functionality

C The digital model

The TLE6240 consists of two digital circuits (c.f. figure 4). The first part of the digital circuit is the logic. This circuit encodes the error modes of each channel in form of two bits. The main part of the digital circuits is the SPI which is divided in 3 blocks: A serial input register, a serial output register and a coding and decoding circuit (figure 6). With the **cs** signal the system microcontroller selects the TLE6240. When this pin is in a logic low state data are transferred from the microcontroller to the TLE6240 and back. The signal **sclk** is the system clock of the TLE6240. On the falling edge of **sclk** the serial input register (shift register) accepts the signals on the pin **si** while the serial output shifts diagnosis information out of the shift register at the rising edge of the system clock. The serial input information will be shifted on the pin **si**, the most significant bit first. Diagnosis data bits are shifted out in serie on the pin **so**.

The signal reset is a logic low-active signal. If this signal is logic low then the SPI shift registers are cleared and all outputs are switched off.



Page 5/21



The circuit of the Serial Peripheral Interface includes more than two thousand transistor functions. The behavioral model of the SPI is subdivided in the same functions blocks as the SPI transistor circuit.

For the implementation of the SPI the HDL language MAST model has been chosen. It consists only of digital language elements (Box 2). Therefore the digital solver (event controlled) of the network simulator will be used. The model is to be very fast; and to show a very good numerical stability. Serial input are entered into the input shift register when a logic low at the **cs** signal (chip select), a falling edge at the system clock and a logic high at the reset signal (Box 2) occur. The "when" section becomes active if one of these logic signals is changed (event-triggered). So far only the principal function of the input shift register has been considered. In order to take into account the accurate timing_behavior of the SPI interface (Fig. 5), parasitic effects of the technology dependent devices must be included (e.g. MOS Capacitances).

when((event_on(csq,csq_old)) (event_on(clk,clk_old)) (event_on(resq)) (event_on(num))){
<pre>if((csq==l4_0)&(clk==l4_0)&(clk_old==l4_1)&(resq==l4_1)&(t_clokht_start>=tlead)& (t_cloklt_clokh>=tsckh)&(t_clokh-t_clokl_old>=tsckl)&(num==1)){</pre>
handle0=schedule_event(time+th,d0_i,sdii)
handle1=schedule_event(time+th,d1_i,d0_i)
handle2=schedule_event(time+th,d2_i,d1_i)
handle3=schedule_event(time+th,d3_i,d2_i)
handle4=schedule_event(time+th,d4_i,d3_i)
handle5=schedule_event(time+th,d5_i,d4_i)
handle6=schedule_event(time+th,d6_i,d5_i)
handle7=schedule_event(time+th,d7_i,d6_i)
handle8=schedule_event(time+th,d8_i,d7_i)
handle9=schedule_event(time+th,d9_i,d8_i)
handle10=schedule_event(time+th,d10_i,d9_i)
handle11=schedule_event(time+th,d11_i,d10_i)
handle12=schedule_event(time+th,d12_i,d11_i)
handle13=schedule_event(time+th,d13_i,d12_i)
handle14=schedule_event(time+th,d14_i,d13_i)
handle15=schedule_event(time+th,d15_i,d14_i)
handle16=schedule_event(time+th,d16_i,d15_i)
}
}

Box 2: Digital Modeling with MAST

In the if-assignment (Box 2) the timing behavior (enable lead time of falling edge **cs** to rising edge **sclk** is 200ns)of the SPI model is noticed by the expression as t_clokh-t_start>=tlead. These are discontinuous Mast[®] variables which are set equal to the global simulator variable "time" at specified events. E.g. the variable t_start is the time at which the **cs** signal has changed from high to low.



Figure. 5: Timing Specification of SPI



The detection of this time point *(point in time / event...)* is implemented in a "when"-section (Box 3). Whenever an event on the **cs** signal occurs, the "when" section will be activated.

```
when(event_on(csq,csq_old)){
    if((csq==14_0) & (csq_old==14_1)){
    t_start=time
    num=num+1
    }
    else if((csq==14_1) & (csq_old==14_0)){
    t_end=time
    }
}
```

Box 3: Implementation of timing behavior

Figure 8 shows a simulation of one SPI cycle. The top signal is the system clock, followed by chip-select and serial input.

The signals **d0_i** - **d15_i** are the internal signals of the input shift register. As shown in the example, the input shift register does not accept data before the second system clock pulse.



Figure 6: Read-in process from serial input

Interface declaration

The connection points are partly of physical nature (electrical and thermal pins), partly digital interfaces (serial out, serial in, clock, chip-select)

This separation is very desirable with respect to a CPU time- efficient execution of the model equations. With this strategy the analog model has to be evaluated only if the digital interface passes a switching command down to the output channel.

```
template tle6240 clk csi sdi sdo vdd gnd prg reset fault in1 out1 in2 out2 in3 out3 in4 out4 out5 out6 out7 out8 in9 out9 in10 out10 in11 out11 in12 out12 out13 out14 out15 out16 tcase
```

```
# supply, ground, programming-input, reset, fault (open drain)
electrical vdd, gnd, prg, reset, fault
# power output pins
electrical out1, out2, out3, out4, out5, out6, out7, out8, out9, out10, out11, out12,
out13,out14, out15, out16
```



parallel input pins 8 channels analog connection point electrical in1, in2, in3, in4, in9, in10, in11, in12

digital inputs for Serial Periperal InterFaCE (SPI) state logic_4 csi, clk, sdi, sdo

leadframe thermal node; one common case temperature for connection with heatsink thermal_c tcase

- General remarks:
- Electrical Pins should never be left disconnected in order to avoid numerical instabilities
- The same applies to the thermal pin **tcase**, which is the only thermal interface from the internal thermal model to the heatsink.
- For thermal investigations, descent in the hierarchy into the TLE6240 model and display the thermal pins tji (i=1...16) representing the junction temperatures of the ouput dmos transistors.
- Don't connect current sources directly to electrical pins, like in Rdson-"measurements".



Fig 9

Figure 1 shows the functional concept of one channel which is adopted in the behavioural model as well: The top level model of each channel accordingly consists of a netlist of basic structural elements:



or-ed 16 faults, analog open drain output (=fault) # any fault can cause fault signal

or16.out gnd fault fault1 fault2 fault3 fault4 fault5 fault6 fault7 fault8 fault9 fault10 fault11 fault12 fault13 fault14 fault15 fault16

A/D conversion of parallel inputs with PRG-dependent interpretation of floating input

"pib.1resq prgi in1 vdd gnd p_in1pib.2resq prgi in2 vdd gnd p_in2pib.3resq prgi in3 vdd gnd p_in3pib.4resq prgi in4 vdd gnd p_in4pib.9resq prgi in9 vdd gnd p_in9pib.10resq prgi in10 vdd gnd p_in10pib.11resq prgi in11 vdd gnd p_in11pib.12resq prgi in12 vdd gnd p_in12

SPI subcircuit call

spi_6240.1 clk csi resq sdi uol uoh dl1 dl2 dl3 dl4 dl5 dl6 dl7 dl8 dh9 dh10 dh11 dh12 dh13 dh14 dh15 dh16 db11 db1h db2l db2h db3l db3h db4l db4h db5l db5h db6l db6h db7l db7h db8l db8h db9l db9h db10l db10h db11l db11h db12l db12h db13l db13h db14l db14h db15l db15h db16l db16h fault1 fault2 fault3 fault4 fault5 fault6 fault7 fault8 fault9 fault10 fault11 fault12 fault13 fault14 fault15 fault16 p_in1 p_in2 p_in3 p_in4 p_in9 p_in10 p_in11 p_in12 sdo

A/D conversion of prgi - input, inverted a_d.prg vdd prg gnd prgi

reset buffer with reset/resq A/D Conversion Outp: resh resq resqq resbuf.1 vdd gnd reset plb off resh resqq resq # o.k: reset(eing), resq(outp), resh(outp), off(outp)

Supply-UV detection with latch supply_spt.1 vdd gnd resq plb nlb nhb off resh

subcircuits for channels 1 to 16 ### no., RDSon, type, DMOS block

K1, 1 Ohm, par, LU/3 Iss01.1 p_in1 dl1 prgi uol resq rfslq off reshn1 fault1 db1l db1h out1 gnd vdd tj1 ts1 tcu ### K2, 1 Ohm, par, LU/4 Iss01.2 p in2 dl2 prgi uol resg rfslg off reshn2 fault2 db2l db2h out2 gnd vdd tj2 ts2 tcu ### K3, 1 Ohm, par, RU/4 Iss01.3 p_in3 dl3 prgi uol resq rfslq off reshn3 fault3 db3l db3h out3 gnd vdd tj3 ts3 tcu ### K4, 1 Ohm, par, RU/3 Iss01.4 p_in4 dl4 prgi uol resg rfslg off reshn4 fault4 db4l db4h out4 gnd vdd tj4 ts4 tcu ### K5, 1 Ohm, ser, RO/3 Iss01.5 imh dI5 imh imh resq rfslq off dumres fault5 db5l db5h out5 gnd vdd tj5 ts5 tcu ### K6. 1 Ohm. ser. RO/4 Iss01.6 imh dl6 imh imh resg rfslg off dumres fault6 db6l db6h out6 gnd vdd tj6 ts6 tcu ### K7, 1 Ohm, ser, LO/4 Iss01.7 imh dl7 imh imh resg rfslg off dumres fault7 db7l db7h out7 gnd vdd tj7 ts7 tcu ### K8. 1 Ohm. ser. LO/3 Iss01.8 imh dl8 imh imh resq rfslq off dumres fault8 db8l db8h out8 gnd vdd tj8 ts8 tcu #-----

K9, 0.3 Ohm, par, LU/1 Iss030.9 p_in9 dh9 prgi uol resq rfshq off reshn9 fault9 db9l db9h out9 gnd vdd tj9 ts9 tcu



K10, 0.35 Ohm, par, LO/1

thermal model: 4 geometric units (blocks) each with 3 lateral paths ## tj (junction), ts(sensor)

therm4.lo tj16 ts16 tj15 ts15 tj8 ts8 tj7 ts7 tcu ## thermal DMOS-Block LO (links oben) therm4.ro tj13 ts13 tj14 ts14 tj5 ts5 tj6 ts6 tcu ## thermal DMOS-Block RO (rechts oben) therm4.ru tj12 ts12 tj11 ts11 tj4 ts4 tj3 ts3 tcu ## thermal DMOS-Block RU (rechts unten) therm4.lu tj9 ts9 tj10 ts10 tj1 ts1 tj2 ts2 tcu ## thermal DMOS-Block LU (links unten)

simple cu-block (leadframe)
scth.cu tcu 0 = 0.4
srth.cu tcu tcase =20m
}

D. Model Parameters and Features:

In general, the setup of parameters is done according to typical data sheet values. In some cases, where only maximum (conservative) values are given in the data sheet, the model represents a realistic, typical value.

Thermal Protection:

Additional model-components for the temperature sensor of each channel, have been integrated into the active DMOS area. Those are needed to account for the dynamic characteristics of the sensor with a time constant of approximately 200us.

For thermal protection the sensor temperature is monitored and overtemperature turn-off is initiated. Retriggering via hysteresis is implemented.

Overvoltage Protection & Shutdown

The protection threshold voltage is decreasing with temperature The shutdown threshold voltage (with hysteresis) is increasing with temperature.

Undervoltage Protection & Shutdown

The protection threshold voltage is modeled with hysteresis decreasing with temperature

Short Circuit Protection / Overcurrent protection

Dependencies on Operating Voltage and temperature effects are dominated by DMOS Transistor, gate charge and discharge circuit and dynamic characteristics of temperature sensor.



E. Example Simulation circuits

In order get a quick insight into the functionalities of the models, simulation test patterns have been included into test bench files "<filename>.sin": These examples of input patterns relate to control words described in the datasheet of the TLE6240:

				<merce></merce>	
Ten	Ten specific control words are recognised, having the following functions:				
No.	No. SI Contol and Data Byte		Function		
1	LLLL LLLL	XXXX XXXX	'Full Diagnosis' (two bits per channel) performed for	full_diagnosis	
			channels 1 to 8. No change to output states.	-	
2	HHLL LLLL	XXXX XXXX	State of the eight parallel inputs and '1-bit Diagnosis'	1bit_diagnosis	
			for channel 1 to 8 is provided		
3	HLHL LLLL	XXXX XXXX	Echo-function of SPI; SI direct connected to SO	ecno_on	
4	LLHH LLLL	DDDDDDDD	IN14 and serial data bits 'OR'ed. 'Full Diagnosis' per-	ored	
			formed for channels 1 to 8.		
5	HHHH LLLL	DDDDDDDD	IN14 and serial data bits 'AND'ed. 'Full Diagnosis'	anded	
			performed for channels 1 to 8.		
6	LLLL HHHH	XXXX XXXX	'Full Diagnosis' (two bits per channel) performed for		
			channels 9 to 16. No change to output states.		
7	HHLL HHHH	XXXX XXXX	State of the eight parallel inputs and '1-bit Diagnosis'		
			for channel 9 to 16 is provided.		
8	HLHL HHHH	XXXX XXXX	Echo-function of SPI; SI direct connected to SO		
9	LLHH HHHH	DDDDDDDD	IN912 and serial data bits 'OR'ed. 'Full Diagnosis'		
			performed for channels 9 to 16.		
10	нннн нннн	DDDDDDDD	IN912 and serial data bits 'AND'ed. 'Full Diagnosis'		
			performed for channels 9 to 16.		

Example1: full diagnosis (two status bits per channel). The channels are not changed. The 1st SPI cycle is performed for channels 1 to 8 and the 2nd SPI cycle is performed for channels 9 to 16.





Example2 : This is the 1-bit diagnosis mode. This mode provides the state of the eight parallel inputs and the 1-bit diagnosis for the channel 1 to 8 (SPI cycle 1) acv. For the channel 9 to 16 (SPI cycle 2)



Example 3: this example shows the echo-function of the SPI. At this mode the si signal is connected to so at the next SPI cycle.





Example 4: OR operation two bit diagnosis. Each of the parallel input signals in1 to in4 (SPI cycle1) acv. In9 to in12 (SPI cycle 2) are ORed with the corresponding si data bits.



Example 5: AND operation and two bit diagnosis. In this mode the parallel inputs in1 to in4 and the serial inputs (SPI inputs) are connected with the logic AND operation.





F. Validation Results, Range of Validity

In general, the concept of an electronic datasheet was introduced into the simulation model. Although this does not imply that simulation results guarantee device properties, most of the data sheet values are represented in the model. Validation should therefore be related to typical data sheet values rather than to application measurements of a particular device.

However, especially in the thermal characteristics, conservative values are given in the datasheet which would lead to too pessimistic simulation results. Therefore, electrothermal characteristics have been modeled with more realistic assumptions and must therefore be validated seperately.

A good method is to apply short circuit conditions because the load current level and the toggling frequency is an excellent criterion for electrothermal validation. Similar considerations apply to the dV/dt characteristics if EMI investigations have to be performed.



TLE6240 Model Validation Vesults























TLE IS-80 Outpring year 82.06.81 8 - 30%ar, L - 1%87.	
180.0 (0.00%024,7%02)	Simulation Clamping Out9
E #3	_
	R = 3 Ohm
	L = 1mH
28	$T_{case} = 25^{\circ}C$
° ••	Falltime IQ = 77.219 us
	T anume $19 = 77.219\mu$ s
40	Clamping voltage = 54.654V
E	(Datasheet: min 45V, typ 50V, max 60V)
٤ ـ	
300	
ביא דואה, צלאה, צאה, אודה, באוה, באוה, צאה, צאה, אודה, אודה, אודה באודר באודר באודר באודר באודר באודר באודר בא ערין	2
THE 6440 1991 1-4 72 2010 8 = 300mi, L = 1mit, Most = 1/V	
	Simulation with SPI
	Turm on channels 1-8
	R = 3 Ohm
	Vbat = 12V
	$Tcase = 25^{\circ}C$
ξ 110	-
11.396	1



G. Installation hints, Simulator settings.

The selfextracting ZIP file "TLE6240.exe" contains the following files:

- This application note: "AppNoteTLE6240_SABER.pdf"
- The include-file *"components_S0947.sin*":(encrypted) functional components of integrated functions
- The model file (template) "*tle6240.sin*" which uses the previously mentioned components
- One test circuit *"test_tle6240.sin"*.
- SPI example files from Chapter E: "1bit_diagnosis.sin", "anded.sin", "echo_on.sin", "ored.sin", "full_diagnosis.sin".

For installation, copy all files into the simulation directory or into the saber data path

The **recommended simulator settings** are different from default only for transient analysis: **Saber> tr (tn 10**..... "target newton iterations"

This is necessary because of the highly nonlinear nature of the model. Ignoring this advice will lead to extremely small timesteps, long simulation time and convergence problems.

For technical support please contact: simulate@infineon.com