LEGAL DISCLAIMER

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE
IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE
REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR
QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION
NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON
TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND
(INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL
PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN
IN THIS APPLICATION NOTE.

Information
For further information on technology, delivery terms and conditions and prices please contact your nearest
Infineon Technologies Office (www.infineon.com).

Warnings
Due to technical requirements components may contain dangerous substances. For information on the types
in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express
written approval of Infineon Technologies, if a failure of such components can reasonably be expected to
cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or
system. Life support devices or systems are intended to be implanted in the human body, or to support
and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health
of the user or other persons may be endangered.
## Revision History

<table>
<thead>
<tr>
<th>Page</th>
<th>Subjects (major changes since last revision)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Figure2 changed</td>
</tr>
</tbody>
</table>

---

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

**mcdocu.comments@infineon.com**
<table>
<thead>
<tr>
<th></th>
<th>Overview</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1.1 General Informations:</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2.1 Decoupling</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.2 Decoupling Capacitor List:</td>
<td></td>
</tr>
</tbody>
</table>

### Table of Contents

- **Overview**
  - 1.1 General Informations: ................................................................. 5
  - 1.2 Pinout of TC1767 ............................................................................. 5
- **PCB Design Recommendations** ............................................................. 6
  - 2.1 Decoupling ....................................................................................... 8
  - 2.2 Decoupling Capacitor List: ............................................................. 10
1 Overview

The TC1767 is a 32-Bit microcontroller in LQFP176-pin package, which requires a carefully designed PCB concerning electromagnetic compatibility. In addition to the Infineon PCB Design Guidelines for Microcontrollers (AP24026), which gives general design rule informations for PCB design, some product-specific recommendations and guidelines for TC1767 are discussed here.

1.1 General Informations:

The microcontroller has three supply domains (VDD = 1.5V for Core, VDDP = 3.3V for I/O Pad, VDDM = 3.3V or 5V for ADC), which should be decoupled individually.

The power supply feeding from the regulator outputs to each domain can be made on a supply layer (POWER).

1.2 Pinout of TC1767

Figure 1 Pinout of TC1767 (LQFP-176):
2 PCB Design Recommendations

To minimize the EMI radiation on the PCB the following signals have to be considered as critical:

- SYSCLK: System clock output
- Supply pins

Route these signals with adjacent ground reference and avoid signal and reference layer changes.
Route them as short as possible.
Routing ground on each side can help to reduce coupling to other signals.

For unused "Output, Supply, Input and I/O" pins following points must be considered:

1. Supply Pins (Modules):
   • See the User’s Manual.

2. I/O-Pins:
   • Should be configured as output and driven to static low in the weakest driver mode in order to improve EMI behaviour. Configuration of the I/O as input with pullup is also possible.
   • Solderpad should be left open and not be connected to any other net (layout isolated PCB-pad only for soldering).

3. Output Pins:
   • Should be driven static in the weakest driver mode.
   • If static output level is not possible, the output driver should be disabled.
   • Solderpad should be left open and not be connected to any other net (layout isolated PCB-pad only for soldering).

4. Input Pins without internal pull device:
   • For pins with alternate function see product target specification to define the necessary logic level.
   • Should be connected with high-ohmic resistor to GND (range 10k – 1Meg) wherever possible. No impact on design is however expected if a direct connection to GND is made.
   • Groups of 8 pins can be used to reduce number of external pull-up/down devices (keep in mind leakage current).

5. Input Pins with internal pull device:
   • For pins with alternate function see product specification to define the necessary logic level.
   • Should be configured as pull-down and should be activated static low (exception: if the User’s Manual requires high level for alternate functions). No impact on design is expected if static high level is activated.
   • Solderpad should not be connected to any other net (isolated PCB-pad only for soldering)

The ground system must be designed as follows:
- Separate analog and digital grounds.
- The analog ground must be separated into two groups:
  1. Ground for OSC and PLL (VSSOSC for VDDOSC, VDDOSC3, and VDDPF) as common star point.
  2. Ground for ADC (VSSM for VDDM, VSSMF for VDDMF/VDDAF) as common star point.
- To reduce the radiation / coupling from oscillator circuit, a separated ground island on the GND layer should be made. This ground island can be connected at one point to the GND layer. This helps to keep noise generated by the oscillator circuit locally on this separated island. The ground connections of the
load capacitors and VSSOSC should also be connected to this island. Traces for load capacitors and Xtal should be as short as possible.

- The power distribution from the regulator to each power plane should be made over filters (EMI filter using ferrite beads).
- RC Filters can be inserted in the supply paths at the regulator output and at the branchings to other module supply pins like VDDOSC, VDDOSC3, VDDFL3, VDDM, VDDM, and VDDAF. Using inductance or ferrite beads (5 – 10 µH) instead of the resistors can improve the EME behaviour of the circuit and reduce the radiation up to ~10dBµV on the related supply net. (See Figure 2).
- OCDS must be disabled.
- Select weakest possible driver strengths and slew rates for all I/Os (see Scalable Pads AppNote AP32111).
- Use lowest possible frequency for SYSCLK.
- Avoid cutting the GND plane by via groups. A solid GND plane must be designed.

* Resistance values must be calculated according to the application circuit tolerances.

Figure 2 Filtering of VDDOSC, VDDOSC3, VDDFL3, VDDM, VDDMF, VDDAF supply pins
2.1 Decoupling

- The two supply domains VDD and VDDP of TC1767 should be decoupled separately (see decoupling layout example in Figure 3).
- Type of capacitors:
  - Values: 10 nF, 47 nF, 100 nF, 330 nF
  - X7R Ceramic Multilayer (Low ESR and low ESL)
- All supply pins should be connected first to the dedicated decoupling capacitor and then from the capacitors over vias to the power planes.
- All VSS pins should be connected to the GND layer.
- The decoupling capacitors should be placed directly under the IC or if necessary, some capacitors can be placed on top layer close to the supply pins of the IC.
- Ground plane on bottom layer can be used to connect the capacitors. If no plane is used, they should be connected with vias to the GND layer.
- Multiple vias should be used at capacitors to get a low impedance connection between capacitors and power/GND planes or pins.
- All capacitors must be placed as close as possible to the related supply pin group.

A power-plane/grounding concept example for a 32-bit microcontroller like TC1767 with LQFP-176 package can be seen in Figure 3. Alternative implementations are also acceptable and must be evaluated within application by customer.
**Figure 4  Layout proposal oscillator circuit**

- **GND**
- Separated GND island on toplayer (carved out from global GND layer)
- Crystal
- Load capacitors
- Vias to GND island
- Via to global GND layer
- XTALin/out
- VSSosc
- µC
### Decoupling Capacitor List:

<table>
<thead>
<tr>
<th>Capacitor</th>
<th>Supply</th>
<th>Pins(LQFP-176)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>11</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>20</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>69</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>83</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>91</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>100</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>124</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>139</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>154</td>
</tr>
<tr>
<td>100nF</td>
<td>VDDP</td>
<td>171</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>10</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>68</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>84</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>89</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>99</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>123</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>153</td>
</tr>
<tr>
<td>100nF</td>
<td>VDD</td>
<td>170</td>
</tr>
<tr>
<td>47nF</td>
<td>VDDFL3</td>
<td>141</td>
</tr>
<tr>
<td>47nF</td>
<td>VDDFL3</td>
<td>141</td>
</tr>
<tr>
<td>330 nF</td>
<td>VDDOSC</td>
<td>105</td>
</tr>
<tr>
<td>330 nF</td>
<td>VDDOSC3</td>
<td>106</td>
</tr>
<tr>
<td>47 nF</td>
<td>VDDAF</td>
<td>23</td>
</tr>
<tr>
<td>47 nF</td>
<td>VDDMF</td>
<td>24</td>
</tr>
<tr>
<td>47 nF</td>
<td>VDDM</td>
<td>54</td>
</tr>
</tbody>
</table>

**Note:** This application note contains design recommendations from Infineon Technologies point of view. Effectiveness and performance of the final application implementation must be validated by customer, based on dedicated implementation choices.