

Performing ETM and ITM trace on PSoC[™] 6 MCU

About this document

Scope and purpose

The application note introduces the trace features of the PSoC[™] 6 MCU and the supporting software tools. This application note helps you get started with performing instruction (ETM) and instrumentation (ITM) tracing on PSoC[™] 6 MCUs. A sample project is configured using ModusToolbox[™] and exported to third party tools like IAR Embedded Workbench and Keil µVision to perform trace. The application note also guides you to more features of trace and other resources available online to accelerate your learning.

If you are new to PSoC[™] 6 MCU and ModusToolbox [™] software environment, see AN228571 - Getting started with PSoC[™] 6 MCU on ModusToolbox[™] software.

Intended audience

The application note is intended for advanced engineers who want to use the trace capabilities of the PSoC[™] 6 MCU.

Table of contents

	About this document $\ldots \ldots 1$
	Table of contents 1
1	Introduction
1.1	What is trace?
1.2	Why is trace important?
1.3	Overview of subsequent chapters3
2	General and PSoC TM 6 MCU Arm [°] trace architecture $\dots \dots \dots$
2.1	General trace architecture
2.1.1	Trace Source
2.1.1.1	Embedded Trace Macrocell (ETM)4
2.1.1.2	Instrumentation Trace Macrocell (ITM) 4
2.1.1.3	Micro Trace Buffer (MTB)
2.1.2	Trace Sink
2.1.2.1	Embedded Trace Buffer (ETB) 5
2.1.2.2	Embedded Trace FIFO (ETF)5
2.1.2.3	Trace Port Interface Unit (TPIU)5
2.1.2.4	Serial Wire Output (SWO) 5
2.1.3	Trace Link
2.1.3.1	Funnel
2.1.3.2	Replicator
2.1.3.3	Cross Trigger Network (CTI) 6
2.2	Trace output
2.2.1	On-chip capture
2.2.2	Off-chip capture
2.3	Trace infrastructure examples



Table of contents

2.3.1	Single-core, off-chip ETM trace example
2.3.2	Multi-core, off-chip ETM trace example
2.3.3	Multi-core, off-chip ETM CTI trace example7
2.4	PSoC [™] 6 MCU trace infrastructure8
3	Hardware and software requirements
3.1	Hardware requirements
3.1.1	Trace probes (external debugger) 9
3.1.2	Development board
3.2	Software requirements
4	Performing trace on PSoC TM 6 MCU \ldots 11
4.1	Creating/importing project using ModusToolbox [™]
4.2	Performing trace on IAR Embedded Workbench12
4.2.1	Import the ModusToolbox [™] project into IAR EW12
4.2.2	Configure the debugger script and debugger13
4.2.3	Perform ETM trace
4.2.4	Perform ITM trace (printf-style debugging)16
4.3	Performing trace on Keil μ Vision
4.3.1	Import the ModusToolbox™ project into Keil µVision
4.3.2	Configure the debugger script and debugger18
4.3.3	Perform ETM trace
4.3.4	Perform ITM trace (printf-style debugging)22
5	Summary
	References
	Revision history
	Disclaimer



1 Introduction

1 Introduction

1.1 What is trace?

As per Arm[®]'s definition, 'trace' refers to the process of capturing data that illustrates how components in a design are operating, executing, and performing. In simple words, trace helps you capture and visualize the operations that are occurring inside the MCU, generally in a non-intrusive way.

There are several types of trace; for each type, usually a separate trace generation component is implemented in the MCU. Trace can be broadly classified as follows:

- Instruction trace
- Data trace
- Instrumentation trace
- System trace

Although the scope of this application note is limited to instruction and instrumentation trace, the approach can be extended to perform data and system trace as well.

Instruction trace generates information about the instruction execution of a core or processor. **Embedded Trace Macrocell (ETM)** is one such example for instruction trace source.

Instrumentation trace outputs data collected from several hardware (for example, Data Watchpoint and Trace unit - DWT) and software sources (for example, 32-bit stimulus registers). Data from the instrumentation trace can be output using printf-style debugging. **Instrumentation Trace Macrocell (ITM)** is used to capture the instrumentation trace data.

1.2 Why is trace important?

Designing a complex embedded system efficiently depends directly on the ability to precisely debug the issues that appear during development. The trace technique has the major benefit of its being non-intrusive compared to other debugging techniques. It means that trace can be used to fetch all the instructions running in the core without affecting the actual application flow. Not only instructions, other system-level information and data can be analyzed without halting the processor or adding extra lines of code.

Along with the cycle count information and timestamps, the trace data can also be used to profile the code and measure performance at function level.

See the Non-intrusive debugging with ETM trace article from IAR Systems for a good illustration of the importance of trace.

1.3 Overview of subsequent chapters

The subsequent chapters in this application note will speak about the overview of Arm[®] trace architecture and its implementation in PSoC[™] 6 MCUs. The hardware and software requirements for performing trace on PSoC[™] 6 MCUs are listed. Later sections describe how to import an existing PSoC[™] 6 MCU project in ModusToolbox[™] and enable trace from ModusToolbox[™]. Finally, steps on exporting a ModusToolbox[™] project, editing the debugger scripts, and performing trace on third party tools like IAR Embedded Workbench and Keil µVision are shown.



2

General and PSoC[™] 6 MCU Arm[®] trace architecture

2.1 General trace architecture

Trace components can be mainly classified into three types:

- Trace Source : A component which generates trace data; for example: ETM, ITM
- Trace Sink: A component which stores or outputs the trace data; for example: Embedded Trace Buffer (ETB), Embedded Trace FIFO (ETF), Trace Port Interface Unit (TPIU), Serial Wire Output (SWO)
- Trace Link: A component which links trace or non-trace components together; for example: Funnel, Replicator, Cross Trigger Interface (CTI).



Figure 1 Simplified general trace architecture

2.1.1 Trace Source

Although there are many trace source components, the scope of this application note is limited to ETM and ITM components.

2.1.1.1 Embedded Trace Macrocell (ETM)

The ETM component allows instruction and data trace. The ETM block is configurable during chip design; you can omit data trace if not required.

At a high level, ETM does not generate a trace packet for every instruction the CPU executes. It only outputs information about the instruction flow (jump or no jump) and sometimes outputs the full destination address (when there is a branching instruction). The debug host will generally have a copy of the application image; therefore, using the data from the ETM component, the complete program execution can be reconstructed. As CPU speeds are usually higher, the ETM block needs to compress the instruction execution data and packetize it before sending it to a trace sink.

Between the ETM block and a trace sink, a FIFO buffer is usually provided to allow sufficient time for the trace sink to process and route the trace data.

ETM data also includes time-stamps; this can be used to determine the time consumed by code or functions. Function profiling is very useful in optimizing the regions of your code which is consuming a lot of CPU bandwidth.

2.1.1.2 Instrumentation Trace Macrocell (ITM)

The ITM component is an application-driven trace source. The data for ITM can come from several sources.

- Software source The application can write directly to the ITM stimulus registers to generate packets. An example use case is sending out raw ADC data, which can be plotted and visualized at the debug host.
- Hardware source The DWT block has data watchpoints, data trace, debug event, and profiling counters. The data from these debug systems can be routed through ITM.
- Timestamps A counter in the ITM provides a timestamp for each trace packet.



2.1.1.3 Micro Trace Buffer (MTB)

The MTB component allows basic instruction trace. During a trace operation, the debugger can configure the MTB to allocate a small portion of the SRAM as a trace buffer for storing the trace information. The SRAM can be a dedicated or a shared one (system SRAM used by the CPU). When a branching instruction occurs or if the program flow changes due to interrupts, the MTB stores the source and destination PC (program counter) information. The MTB is mostly used in circular buffer mode: when the allocated memory is full, the oldest branch information is overwritten by a new branch information.

2.1.2 Trace Sink

Similar to the trace source, there are many trace sink components. The scope of this document is limited to ETB, ETF, TPIU, and SWO.

2.1.2.1 Embedded Trace Buffer (ETB)

The ETB is a dedicated SRAM that stores generated trace data on-chip for later retrieval and analysis. The SRAM acts like a circular buffer that wraps when the buffer size limit is reached. Buffer wrapping works by replacing the oldest trace data with the newest data.

2.1.2.2 Embedded Trace FIFO (ETF)

The Embedded Trace FIFO (ETF) contains a dedicated SRAM that can be used as either a circular buffer, a hardware FIFO, or a software FIFO. In circular buffer mode, the ETF has the same functionality as the ETB. In hardware FIFO mode, the ETF is typically used to smooth out fluctuations in the trace data. In software FIFO mode, on-chip software uses the ETF to read out the data over the debug AMBA Peripheral Bus (APB) interface.

2.1.2.3 Trace Port Interface Unit (TPIU)

The TPIU routes the trace data to external pins. A debugger is connected to these external pins to capture the trace data. The TPIU also adds source identification information into the trace stream so that trace can be reassociated with its trace source.

Usually, four data pins and one clock pin are associated with the TPIU component. This is a design-time configuration and can be changed per need. If the TPIU block has connection to four data pins, it is not necessary to use all the four pins to output the trace data. In this case, the TPIU can be configured to be used in 1-bit, 2-bit, or 4-bit mode.

2.1.2.4 Serial Wire Output (SWO)

The trace data from the source is directly passed to an external debugger using a single-wire output called SWO. Owing to the trace bandwidth required, the single-pin SWO is not suitable for outputting the ETM trace data; it is mainly used to pass the ITM data.

2.1.3 Trace Link

2.1.3.1 Funnel

The funnel merges multiple AMBA Trace Bus (ATB – bus that carries data from trace sources) into a single ATB. Then the single ATB can be routed to a trace sink, replicator, or another trace funnel.



2.1.3.2 Replicator

The ATB that comes out of the funnel can be split into multiple ATBs using a replicator. This allows the trace data to be routed to multiple sinks.

2.1.3.3 Cross Trigger Network (CTI)

The CTI is used to generate and route triggers between different trace components. For example, the ETB can send a trigger to the ETM block to halt the CPU when the buffer is full.

2.2 Trace output

As discussed earlier, trace data is bandwidth-intensive, and therefore needs compression/encoding before converting to packets. Therefore, the trace data is not directly in a human-readable format. The trace data when captured by a debugger is decompressed/decoded and processed to convert it to a human-readable format. Sometimes, when transmitting raw data through the ITM, the trace packets can directly have the raw data without encoding.

The trace data can be captured in two ways by a debugger:

- On-chip capture
- Off-chip capture

2.2.1 On-chip capture

In this scenario, the trace data is usually stored in the ETB. At particular points during debugging, the external debugger performs operations to extract the on-chip trace data using a 2-pin serial wire debug (SWD).



Figure 2 Trace architecture for on-chip capture

2.2.2 Off-chip capture

In this scenario, the trace data is routed to an external debugger in real time using the TPIU and SWO pins. The debugger then processes the data and displays it in a human-readable format. The scope of this application note is mainly to learn this mode of trace capturing.



Figure 3 Trace architectu

2.3 Trace infrastructure examples

Trace components are highly design-configurable; the choice of components to use is also left to the MCU vendors. This section shows a few trace infrastructure examples that can be implemented during design.

2.3.1 Single-core, off-chip ETM trace example

In this example, the ETM is used to generate both instruction and data traces for the core. The ETF is used to buffer the data before sending the data to the TPIU component. The TPIU component then forwards the data to the external debugger in real time using the data and clock TPIU pins.



Figure 4 Trace architecture for single-core, off-chip ETM trace

2.3.2 Multi-core, off-chip ETM trace example

In this example ETM data from multiple cores is merged to one ATB using the funnel. The data from the funnel is then routed through the ETF, TPIU, and finally to the debugger.





Trace architecture for multi-core, off-chip ETM trace

2.3.3 Multi-core, off-chip ETM CTI trace example

This example is similar to the previous multiple-core example, except that now triggers are routed between different trace components. For example, the ETF can send a halt request to the cores if the FIFO memory starts to overflow. The halt request halts the cores, which allows the debugger to collect the trace data; then the ETF sends a resume request to start the cores back once the FIFO has free space.

ineor







Trace architecture for multi-core, off-chip ETM trace with CTI

2.4 PSoC[™] 6 MCU trace infrastructure

PSoC[™] 6 MCU is a dual-CPU microcontroller with Arm[®] CM4 and CM0+ cores.

The CM4 core supports a 4-bit ETM and an ITM as trace sources. It supports a TPIU port (4 data pins, 1 clock pin) and a SWO pin for outputting the trace data to the external debugger. The SWO pin is multiplexed with the JTAG interface; both cannot be used simultaneously. The TPIU pins can be routed to multiple I/O ports on PSoC[™] 6 MCU; see the device datasheet for details.

The CM0+ CPU supports the MTB with 4-KB dedicated SRAM. This application note does not cover MTB tracing. PSoC[™] 6 MCU also has an Embedded Cross Trigger (also called CTI) for synchronized debugging and tracing of both CPUs.





PSoC[™] 6 MCU trace architecture



3 Hardware and software requirements

3 Hardware and software requirements

This section will list the hardware and software requirements to perform hands-on trace on PSoC[™] 6 MCUs.

3.1 Hardware requirements

3.1.1 Trace probes (external debugger)

The flow in this application note uses two trace probes:

- I-jet Trace for Arm[®] Cortex[®] M The I-jet trace probe is used with IAR Embedded Workbench software tools.
- ULINKpro Debug and Trace Unit The ULINKpro trace probe is used with Keil μVision software tools.

3.1.2 Development board

The flow in this application note uses the CY8CEVAL-062S2 evaluation kit. Usually on the evaluation kits, due to limited I/Os, the trace pins are multiplexed with other peripherals. Open the CY8CEVAL-062S2 schematics file, search for the term "trace". You will find a box named "Trace multiplexed pins" as shown below:



Figure 8 CY8CEVAL-062S2 kit trace pin schematics

In this kit, the trace pins are multiplexed to the Arduino port pins. The trace pins must be exposed to the J22 ETM header by doing the following:

- **1.** Unload the resistances R20, R105, R15, R106, and R9.
- **2.** Load zero-ohm resistances to R19, R101, R11, R102, and R13.
- **3.** Solder on the ETM header (20-pin FRC male connector).
- *Note:* The CY8CKIT-062-BLE and CY8CKIT-062-WIFI-BT evaluation kits do not need any hardware modification, the trace pins are brought out on to the 20-pin debug header out-of-the box. You must



3 Hardware and software requirements

perform the hardware modification steps for any other evaluation kit/custom board to make sure that the trace pins are properly brought out.

Note: The PSoC[™] 63 Bluetooth[®] LE devices are not supported to perform ETM trace using ULINKpro. However, you can use other supported trace units (for example, I-jet Trace and J-Trace PRO) to perform ETM trace on the PSoC[™] 63 Bluetooth[®] LE devices.

3.2 Software requirements

The flow in this application note uses the following software tools:

- ModusToolbox[™] software ModusToolbox[™] 3.0 is required to create/import a project for PSoC[™] 6 MCUs. The tool is also used to export the project to third party tools.
- IAR Embedded Workbench for Arm[®] IAR EW (tested with v8.42.2) and I-jet trace can be used to perform trace on PSoC[™] 6 MCUs.
- Keil µ Vision µVision (tested with v5.36) and ULINKpro can be used to perform trace on PSoC[™] 6 MCUs.



4 Performing trace on PSoC[™] 6 MCU

4.1 Creating/importing project using ModusToolbox™

As ETM and ITM are supported only on the CM4 core of the PSoC[™] 6 MCU, the application note will use a singlecore project for trace demonstration. The following steps explain how to import the PSoC[™] 6 MCU Empty App code example to Eclipse IDE for ModusToolbox[™] and configure the project to reserve resources for trace:

- **1.** Launch Eclipse IDE for ModusToolbox[™] 3.0 or later and select a workspace.
- 2. From the Quick Panel, click New Application.
- 3. Once the project creator wizard opens, expand PSoC[™] 6 BSPs and select CY8CEVAL-062S2. Click Next.
- 4. In the new window, expand **Getting Started** and select **Empty App**. Click **Create**.
- **5.** Once the application is loaded in the Project Explorer, select the application folder. From the Quick Panel, launch **Device Configurator**.
- 6. In the Device Configurator, select the **System** tab. Select **Debug** under **Resources**.
- 7. Edit the debug parameters as shown in the following figure to reserve resources for performing trace. This step is required **only to reserve** the resources, so that they are not accidently assigned to some other peripheral by the HAL hardware manager. The configuration of the same resources is actually done by the third party debugger scripts.

When selecting the trace pins and clock divider, make sure to pick the resources that are defined in the BSP and have aliases starting with CYBSP_. The pins defined in the BSP will match the pins as seen in the Development board section. If you wish to choose some other resources, make sure that the third party debugger scripts also configure the same resources.



Enter filter Name V Overvi Genera ? ? V Trace (? V SWD P	r text iew) Application Notes al) Debug Mode) Trace Mode - Parallel) Trace Mode - Serial Clock) Clock	Valu Perfo SWD 4-bit	e orming ETM and ITM Trace on PSoC 6 MCU t Parallel Trace	
Name V Overvi Genera ? ? ? ? ? ? ? ? ? ? ? ? ?	iew) Application Notes al) Debug Mode) Trace Mode - Parallel) Trace Mode - Serial Clock) Clock	Valu Perfo SWD 4-bit	e orming ETM and ITM Trace on PSoC 6 MCU) t Parallel Trace	
 Overvi Genera Genera	iew Application Notes al Debug Mode Trace Mode - Parallel Trace Mode - Serial Clock	Perf SWD 4-bit	orming ETM and ITM Trace on PSoC 6 MCU) t Parallel Trace	
 ? ?) Application Notes al) Debug Mode) Trace Mode - Parallel) Trace Mode - Serial Clock) Clock	Perf SWD 4-bit	orming ETM and ITM Trace on PSoC 6 MCU) t Parallel Trace	
 ✓ Genera ? ? ? ? ? Trace 0 ? ? Y SWD P ? 	al) Debug Mode) Trace Mode - Parallel) Trace Mode - Serial Clock) Clock	SWD 4-bit) t Parallel Trace	
(? ? ? ▼ Trace (? ▼ SWD P) Debug Mode) Trace Mode - Parallel) Trace Mode - Serial Clock) Clock	SWD 4-bit) t Parallel Trace	_
₹ Trace C Trace C ₹ SWD P) Trace Mode - Parallel) Trace Mode - Serial Clock) Clock	4-bit ☑	t Parallel Trace	
 Trace (Trace (SWD P SWD 2) Trace Mode - Serial Clock) Clock	\checkmark		-
 Irace () SWD P) Clock			
✓ SWD P	Clock	.0		_
* SWDP):	o	8 bit Divider / cik (CYBSP_TRACE_CLK_DIV) [USED]	_
1.1) SWDIO	P	P6[6] digital input (CYBSP_SWDIQ) [USED]	
0) SWCLK	R	P6[7] digital_indut (CVBSP_SWDCK) [USED]	
✓ Trace F	Pins	0		
(?) swo	P	P6[4] digital out (CYBSP_SWO) [USED]	
?) CLK	e	P7[0] digital_out (CYBSP_TRACE_CLK) [USED]	
?) Data[0]	P	P9[3] digital_out (CYBSP_TRACE_D0, CYBSP_A11, CYBSP_J2_8) [USED]	
?	Data[1]	e	P9[2] digital_out (CYBSP_TRACE_D1, CYBSP_A10, CYBSP_J2_6) [USED]	
?) Data[2]	P	P9[1] digital_out (CYBSP_TRACE_D2, CYBSP_A9, CYBSP_J2_4) [USED]	
?	Data[3]	C	P9[0] digital_out (CYBSP_TRACE_D3, CYBSP_A8, CYBSP_J2_2) [USED]	

Figure 9 CY8CEVAL-062S2 kit trace pin schematics

8. Click **File > Save**. Close the Device Configurator.

For detailed steps on creating a new project in Eclipse IDE for ModusToolbox[™], see AN228571 - Getting started with PSoC[™] 6 MCU on ModusToolbox[™] software.

4.2 Performing trace on IAR Embedded Workbench

4.2.1 Import the ModusToolbox[™] project into IAR EW

To export the project from ModusToolbox[™] to IAR EW, do the following:



- **1.** Open **modus-shell** and navigate to the **Empty App** application directory.
- **2.** Run the following command:

make ewarm8 TOOLCHAIN=IAR

To import the project into IAR EW, do the following:

- **1.** Start IAR Embedded Workbench.
- 2. On the main menu, select **Project > Create New Project > Empty project** and click **OK**.
- 3. Browse to the **Empty App** application directory, enter a desired application name, and click **Save**.
- 4. After the application is created, select **File > Save Workspace**. Then, enter a desired workspace name.
- 5. Select Project > Add Project Connection and click OK.
- 6. On the Select IAR Project Connection File dialog, select the .ipcf file and click Open.
- The project will be created in the workspace window.
- 7. Right-click the project and click **Make** to build it.

4.2.2 Configure the debugger script and debugger

The debugger configures the TPIU port and necessary clocks before starting the trace. This configuration is done through functions listed in a debugger script. The debugger scripts for PSoC[™] 6 MCUs are located in the IAR EW installation directory: <IAR Installation path> \Embedded Workbench

8.4\arm\config\debugger\Infineon\PSoC6. The debugger scripts have the .dmac extension.

The debugger scripts have default values for the TPIU port and clock divider selection. The default value for the TPIU port is usually not applicable for all development kits. Therefore, the script file must be edited to choose the correct TPIU port.

The CY8CEVAL-062S2 evaluation kit uses the CY8C62xA PSoC[™] 6 MCU device. Open the CY8C6xxA_CM4.dmac debugger script from the IAR EW installation directory (<IAR Installation path> \Embedded Workbench 8.4\arm\config\debugger\Infineon\PSoC6). In the file, search for the _TRACE_path parameter.

The _TRACE_path parameter in the script determines the GPIO port to configure before starting trace. The parameter and its comment are as shown below:

<pre>// The parameter could be any combination of TraceDx routes:</pre>				
// 0x0000 - All Trace Data pins routed to port 7				
<pre>// 0x1111 - All Trace Data pins routed to port 9</pre>				
<pre>// 0x2222 - All Trace Data pins routed to port 10</pre>				
<pre>// 0x0001 - TraceD3TraceD1 pins routed to port 7 and TraceD0</pre>				
<pre>// routed to port 9. Configuration for CY8CKIT-062-BLE board. (default)</pre>				
//				
param _TRACE_path = 0x0001;				

Figure 10 IAR debugger script snapshot for PSoC[™] 6 MCU

As seen in the Development board section, the trace data pins are routed to **Port 9** of the kit. Therefore, the default value of **0x0001** for the _TRACE_path parameter is not correct in this case and must be modified. Do the following to override the parameters values in the debugger script without editing the file directly:



- 1. In the IAR EW, go to Project > Options > Debugger > Extra Options and select Use command line options.
- 2. In the text box, enter the following:

macro_param _TRACE_path=0x1111

Note that this command is space-sensitive; extra spaces shouldn't be added around the equals sign. You can modify any other parameter in the script in a similar way if required. For the flow followed in this application note, modifying the trace path is sufficient.

To select the debugger, in the IAR EW, go to **Project > Options > Debugger > Setup** and select **I-jet** under the **Driver** drop-down.

4.2.3 Perform ETM trace

In the main.c file, modify the main function as shown below. This will toggle the user LED on the kit every second.

Code Listing 1

```
int main(void)
{
  cy_rslt_t result;
  /* Initialize the device and board peripherals */
  result = cybsp_init() ;
  if (result != CY_RSLT_SUCCESS)
  {
    CY_ASSERT(0);
  }
   _enable_irq();
  /* Initialize the User LED */
  result = cyhal_gpio_init(CYBSP_USER_LED, CYHAL_GPIO_DIR_OUTPUT,
                           CYHAL GPIO DRIVE STRONG, CYBSP LED STATE OFF);
  /* GPIO init failed. Stop program execution */
  if (result != CY_RSLT_SUCCESS)
  {
    CY_ASSERT(0);
  }
  for (;;)
  {
    cyhal_system_delay_ms(1000);
    /* Invert the USER LED state */
    cyhal_gpio_toggle(CYBSP_USER_LED);
  }
}
```

To start the ETM trace, do the following:

1. Click the **Download and Debug** icon on the IAR EW toolbar to program the image and start the debug perspective.



- 2. Select I-jet > ETM trace. The ETM trace window appears.
- **3.** Right-click the ETM trace window and click **Enable**.
- 4. Click the **Go** icon on the toolbar to start the execution and collect the ETM trace data.

You should see the user LED toggling every second. The following is a snapshot from the debug log window:

Debug Log
Log
Tue May 31, 2022 10:48:46: Trace/TPIU: Initializing in 4-bit mode
Tue May 31, 2022 10:48:46: Trace/TPIU: Initialization DONE
Tue May 31, 2022 10:48:47 Trace: Calibration [4-bit.tclk=4.02MHz,auto]: DK=#0, pattern=++++++++++++++++++++++++++++++++++++
Tue May 31, 2022 10:48:47: Trace/Streaming: Active.
Tue May 31, 2022 10:48:47: Trace/Streaming/Done: nlnst=6629
Tue May 31, 2022 10:48:47: Trace/Streaming/Total: nlnstHit=6629 nCovFull=647 nCovPart=38
Tue May 31, 2022 10:48:47: Trace: ETM read and validated (2016B in 27ms - total 2016B kept)
Tue May 31, 2022 10:53:57: Trace/Streaming: Active.
Tue May 31, 2022 10:53:57: Trace/Streaming: ETM clock change detected - streaming stopped to avoid unstable capture.
Tue May 31, 2022 10:53:57: Trace/Streaming/Done:
🚹 Tue May 31, 2022 10:53:57 Warning: Trace streaming aborted because ETM clock change during capture was detected.

Figure 11 IAR debug log for ETM trace abortion warning.

The trace calibration detects a clock of 4 MHz before entering the main function. This is because the debug scripts configure only the clock divider and not the FLLs/PLLs that generate the high-frequency peripheral clock from the internal main oscillator (**IMO – 8MHz**). Therefore, when the code just starts executing from the beginning of the main function, the FLLs/PLLs are disabled and the IMO is routed directly to the high-frequency clock. The debugger will by default apply a **divide by 2** value on the clock, giving **4 MHz**.

Once the code executes the cybsp_init() function, the FLLs/PLLs are enabled and the high-frequency peripheral clock will now have a value of **100 MHz**. The debugger will now see a different clock and stops trace. The logs highlighted in the previous **Debug log** window reports the same.

The ideal way to trace is to put a breakpoint right after the cybsp_init() function. Once the breakpoint is hit, trace stops. Now if you restart the trace, the debugger will recalibrate to the new frequency and start capturing the data correctly. See the following snapshot from the debug log window:

D	ebug Log
Γ	Log
	Tue May 31, 2022 11:12:52: Trace: ETM read but aborted (6048B in 35ms - total 8.2KB kept)
	Tue May 31, 2022 11:12:52: Trace/Streaming: ETM clock change detected - streaming stopped to avoid unstable capture.
	Tue May 31, 2022 11:12:52: Trace/Streaming/Done:
	1. Tue May 31, 2022 11:12:52: Warning: Trace streaming aborted because ETM clock change during capture was detected.
	Tue May 31, 2022 11:12:52: <u>Breakpoint hit: Code @ main.c:25.5, type: def</u> ault (auto)
	Tue May 31, 2022 11:12:53: Trace: Calibration [4-bittclk=50.23MHz.auto];]OK=#19, pattern=++++++++++++++++++++++++++++++++++++
	Tue May 31, 2022 11:12:53: Trace/Streaming: Active.

Figure 12 IAR debug log for ETM trace recalibration

If you pause the trace, the trace data collected will be populated in the **ETM Trace** window as shown below:

ETM Trace								
🙂 🗙 🗈 🗊 Q 日 🖄								
Timestamp Address	Exec	Trace		Exc	Access	Data Address	Data Value	Comment
		ADDS	Fr0, r0, #1 Cv DelavCvcles loop:					
894496626 0x10002	2e6 Thumb	ADDS	R0, R0, #1			-	-	
		SUBS	5 r0, r0, #2					
894496627 0x10002	2e8 Ihumb	SUBS	RO, RO, #2			-	-	
894496628 0x10002	2ea Thumb	BNE . N	Cy_DelayCycles_loop			-	-	
		ADDS	5 r0, r0, #1					
894496630 0x10002	2e6 Thumb	ADDS	Cy_DefayCycles_100p: R0, R0, #1			-	-	

Figure 13 IAR ETM trace window showing ETM data



4.2.4 Perform ITM trace (printf-style debugging)

- 1. In IAR EW, go to **Project > Options > I-jet > Trace** and select **Serial (SWO)** under the **Mode** drop-down list. Uncheck the **Allow ETB** checkbox.
- 2. Go to Project > Options > General Options > Library Configuration. Select Semihosted, Via SWO and select the Use CMSIS checkbox.

In the main.c file, modify the main function and header list to include the printf statement as shown below:

Code Listing 2

```
#include "cy_pdl.h"
#include "cyhal.h"
#include "cybsp.h"
#include "stdio.h"
int main(void)
{
  cy_rslt_t result;
  /* Initialize the device and board peripherals */
  result = cybsp_init() ;
  if (result != CY RSLT SUCCESS)
  {
    CY_ASSERT(0);
  }
  __enable_irq();
  /* Initialize the User LED */
  result = cyhal_gpio_init(CYBSP_USER_LED, CYHAL_GPIO_DIR_OUTPUT,
                           CYHAL_GPIO_DRIVE_STRONG, CYBSP_LED_STATE_OFF);
  /* GPIO init failed. Stop program execution */
  if (result != CY_RSLT_SUCCESS)
  {
    CY_ASSERT(0);
  }
  int i = 0;
  for (;;)
  {
    cyhal_system_delay_ms(1000);
    /* Invert the USER LED state */
    cyhal_gpio_toggle(CYBSP_USER_LED);
    printf("Hello empty project - %d\n", i++);
  }
}
```

To start the trace, do the following:



- 1. Click the **Download and Debug** icon on the IAR EW toolbar to program the image and start the debug perspective.
- 2. Go to I-jet > SWO Configuration. Make the ITM Stimulus Ports configuration as follows:

ITM Stimulus Ports	
Enabled ports:	31 24 23 16 15 8 7 0
To Terminal I/O Window:	31 24 23 16 15 8 7 0
To Log File:	31 24 23 16 15 8 7 0 \$PR0J_DIR\$\ITM.log

Figure 14 IAR SWO configuration for ITM

- **3.** Go to **View** tab and select **Terminal I/O**. A terminal I/O window will open; this is where you will see the print messages.
- 4. Click the **Go** icon on the toolbar to start the execution and collect **ITM data**.

You should see the user LED toggling every second. The Terminal I/O window should display logs as shown below:

Terminal I/O		▼ ‡ X
Output:		Log file: Off
Hello empty project - 0 Hello empty project - 1 Hello empty project - 2 Hello empty project - 3 Hello empty project - 4 Hello empty project - 5 Hello empty project - 7 Hello empty project - 7 Hello empty project - 9 Hello empty project - 10 Hello empty project - 11 Hello empty project - 12 Hello empty project - 12 Hello empty project - 13 Hello empty project - 15 Hello empty project - 15 Hello empty project - 16 Hello empty project - 17 Hello empty project - 18 Hello empty project - 19 Hello empty project - 20 Hello empty project - 21 Hello empty project - 21 Hello empty project - 23 Hello empty project - 24 Hello empty project - 24 Hello empty project - 25		
lanut	Chilopidae	Options
		options
	Butter size:	U

Figure 15 IAR terminal i/o window showing printf output

You can also call the scanf function to read from the Terminal I/O.



4.3 Performing trace on Keil μVision

4.3.1 Import the ModusToolbox[™] project into Keil µVision

To export the project from ModusToolbox[™] to Keil µVision, do the following:

- 1. Open **modus-shell** and navigate to the Empty App application directory.
- **2.** Run the following command:

make uvision5 TOOLCHAIN=ARM

To import the project into μ Vision, do the following:

- **1.** Open the Empty App directory in file explorer.
- **2.** Double-click the *.cprj file. This launches the Keil μVision IDE. The first time you do this, a pack installer dialog box will appear.
- **3.** Follow the instructions on the screen to install the **Infineon::PSoC6_DFP** pack (v1.3 or higher). This pack can also be installed separately by launching the Pack Installer tool in μVision. The project will be created in the project window.
- 4. Right-click the project and select **Options for Target '<application-name>**'.
- 5. Select the **Device** tab. Depending on the kit you are using, select the relevant PSoC[™] 6 MCU device under Infineon list.

For the CY8CEVAL-062S2 kit, select Infineon > PSoC[™] 62 > CY8C62xA > CY8C624ABZI-S2D44 > CY8C624ABZI-S2D44:Cortex-M0p. Click OK.

- 6. Repeat the previous step and select Infineon > PSoC[™] 62 > CY8C62xA > CY8C624ABZI-S2D44 > CY8C624ABZI-S2D44:Cortex-M4. Click OK.
- 7. At this point, you should see a folder named "DebugConfig" created in your Empty App project directory. The DBGCONF files in this folder contains the TPIU port selection information.
- **8.** Open the project options again.
- 9. Select the C/C++ (AC6) tab and do the following and click OK:
 - Set Language C to c99.
 - Set Warnings to AC5-like Warnings.
 - Set Optimizations to -Os balanced.
- **10.** Right-click the project and click **Build Target**.

4.3.2 Configure the debugger script and debugger

The debugger configures the TPIU port and necessary clocks before starting the trace. The PSoC6_DFP pack has the necessary files to perform this configuration. As explained earlier, the DBGCONF files in the DebugConfig folder located under the project directory has the TPIU port selection information. The default value for the TPIU port is usually not applicable for all development kits; therefore, the DBGCONF file must be edited to choose the correct TPIU port.

As seen in the Development board section, the trace data pins are routed to Port 9 of the kit.

Do the following to override the default values in the DBGCONF file:

- **1.** In μVision, select **File > Open**. Navigate to the DebugConfig folder in the Empty App project directory, select the CM4 DBGCONF file, and click **Open**.
- 2. On the editor that opens with the file content, at the bottom of the editor, select **Configuration Wizard**.



Target_1_CY8C624ABZI-S2D44_Cortex-M4_1.0.dbgconf
// File: CY8C6xxA.dbgconf
// Version: 1.0
// <<< Use Configuration Wizard in Context Menu >>>
// <h>Trace Pin Setup</h>
// <o> TPIU Pin Location</o>
// <0=> Pin Location 0 (Do not configure)
// <1=> Pin Location 1 (CY8CKIT-062-WIFI-BT Pioneer Kit like)
// <2=> Pin Location 2 (CY8CKIT-06252-43012 Pioneer Kit like)
// <i> Select TPIU pin location for your board configuration:</i>
// <i> - Pin Location 0 (No one pin will be configured for trace purpose)</i>
// <i> - Pin Location 1 (TRACECLK: P7_0, TRACEDATA0: P9_3, TRACEDATA1: P7_6, TRACEDATA2: P7_5, TRACEDATA3: P7_4)</i>
// <i> - Pin Location 2 (TRACECLK: P7_0, TRACEDATA0: P9_3, TRACEDATA1: P9_2, TRACEDATA2: P9_1, TRACEDATA3: P9_0)</i>
// <i> Default: Pin Location 0</i>
TPIU_pinlocation = 2;
11 - 11-
//
// <<< end of configuration section >>>
<
Text Editor Configuration Wizard

Figure 16 Opening the DBGCONF file in Configuration Wizard

3. Select **Trace Pin Setup > TPIU Pin Location > Pin Location 2** from the drop-down list. Details about the drop-down options are given at the end of the editor. Close the file once the selection is complete.

Target_1_CY8C624ABZI-S2D44_Cortex-M4_1.0.dbgconf					
Expand All Collapse All Help Show Grid					
Option	Value				
⊡…Trace Pin Setup					
TPIU Pin Location	Pin Location 2 (CY8CKIT-062S2-43012 Pioneer Kit like)				
TPIU Pin Location Select TPIU pin location for your board configuration: - Pin Location 0 (No one pin will be configured for trace purpose) - Pin Location 1 (TRACECLK: P7_0, TRACEDATA0: P9_3, TRACEDATA1: P7_6, TRACEDATA2: P7_5, TRACEDATA3: P7_4) - Pin Location 2 (TRACECLK: P7_0, TRACEDATA0: P9_3, TRACEDATA1: P9_2, TRACEDATA2: P9_1, TRACEDATA3: P9_0) Default: Pin Location 0					
Text Editor Configuration Wizard					

Figure 17 Editing the DBGCONF file in Configuration Wizard

To select and configure the debugger in μ Vision, do the following:

- **1.** Open project options.
- 2. Select **Debug** tab. Select the debugger as **ULINK Pro Cortex Debugger** from the drop-down menu. Click the **Setting** button next to it.



Options for Target 'Target 1'	×
Device Target Output Listing User C/C++ (AC6) A O Use Simulator with restrictions Settings D Limit Speed to Real-Time	sm Linker Debug Utilities
Load Application at Startup Run to main() Initialization File:	Load Application at Startup Run to main() Initialization File:
Restore Debug Session Settings Preakpoints Watch Windows & Performance Analyzer Memory Display CPU DLL: Parameter:	Restore Debug Session Settings Image: Breakpoints Image: Toolbox Image: Watch Windows Image: Tracepoints Image: Memory Display Image: System Viewer Driver DLL: Parameter:
SARMCM3.DLL -REMAP -MPU	SARMCM3.DLL -MPU
Dialog DLL: Parameter: DCM.DLL pCM4	Dialog DLL: Parameter: TCM.DLL pCM4
Wam if outdated Executable is loaded Manage Component Vi	Wam if outdated Executable is loaded
ОК Са	ncel Defaults Help

Figure 18 Configurations in Debug tab

3. In the new window, match the settings of the **Debug** tab as shown in the following image:

ULINK Pro Cortex-M Target Driver Set	р	×
Debug Trace Flash Download Pac		
ULINK USB - JTAG/SW Adapter	- SW Device	
Serial No: Any 👻	IDCODE Device Name	Move
ULINK Version: ULINKpro	SWDIO Ox6BA02477 ARM CoreSight SW-DP	Up
Device Family: Cortex-M		Down
Firmware Version: V1.59	Automatic Detection ID CODE:	
💌 SWJ Port: SW 💌	C Manual Configuration Device Name:	
Max Clock: 1MHz 💌	Add Delete Update	AP: 0x02
Debug Connect & Reset Options Connect: Nomal ✓ Reset: ✓ Reset after Connect ✓ Log Debug Accesses ✓ Stop after Reset		
	OK Cancel	Help

Figure 19

Configurations in Debug > Debug tab



4. Select the **Trace** tab and match the setting as shown in the following image:

ULINK Pro Cortex-M Target Driver Setup		×		
Debug Trace Flash Download Pack				
Core Clock: 10.000000 MHz Trace Clock: 10.000000 MHz	✓ Trace Enable ☐ UnlimitedTrace			
Trace Port Sync Trace Port with 4-bit Data CLK: 0.0 ns D0: 2.0 ns	Timestamps Trace Events Image: Trace Events Image: CPI: Cycles per Instruction Image: PC Sampling Image: Executive State			
D1: 2.0 ns 💌 D2: 2.0 ns 💌 D3: 2.0 ns 💌	Prescaler: 1024*16 ▼ □ SLELT: □ SLET:			
ITM Stimulus Ports 31 Port 24 23 Port 16 15 Port 8 7 Port 0 Enable: 0x00000001 0x00000000 0				
OK Cancel Help				

Figure 20 Configurations in Debug > Trace tab

- 5. Select the **Flash Download** tab, select the check boxes for **Program**, **Verify**, and **Reset and Run**.
- 6. Select the **Pack** tab, and select the **Enable** check box. Click **OK**.

4.3.3 Perform ETM trace

In the main.c file, modify the code as per Code Listing 1 in the Perform ETM trace section. This will toggle the user LED on the kit every second.

To start ETM trace, do the following:

- **1.** Click the **Build** icon on the μ Vision toolbar to rebuild the code.
- **2.** Click the **Start/Stop Debug Session** icon on the μVision toolbar to program the image and start the debug perspective.
- 3. Select View > Trace > Trace Data to open an ETM trace window.
- 4. Click the **Run** icon on the toolbar to start the execution and collect the ETM trace data.

You should see the user LED toggling every second. If you pause the trace, the trace data collected will be populated in the ETM trace data window as shown below:

Trace Data				
Display: All	\sim	🕺 🛃 🕱 🔛	v in All	\checkmark
Time	Address / Port	Instruction / Data	Src Code / Trigger Addr	Function
	X:0x10005286	ADDS r0,r0,#1	ADDS r0, r0, #1 ; 1 2 In	Cy_SysLib_DelayCycles
	X:0x10005288	SUBS r0,r0,#2	SUBS r0, r0, #2 ; 1 2 De	Cy_SysLib_DelayCycles
	X:0x1000528A	BNE 0x10005286	BNE Cy_DelayCycles_loop ; (1)	Cy_SysLib_DelayCycles
	X:0x10005286	ADDS r0,r0,#1	ADDS r0, r0, #1 ; 1 2 In	Cy_SysLib_DelayCycles
	X:0x10005288	SUBS r0,r0,#2	SUBS r0, r0, #2 ; 1 2 De	Cy_SysLib_DelayCycles
2,818.378 959 600 s	X:0x1000528A	BNE 0x10005286	BNE Cy_DelayCycles_loop ; (1)	Cy_SysLib_DelayCycles

Figure 21 μ Vision trace data windows showing the ETM data



The ULINKpro debugger will automatically calibrate to the new trace clock if the trace clock changes during code execution.

4.3.4 Perform ITM trace (printf-style debugging)

To configure for printf-style debugging, do the following:

- **1.** In μVision, launch the **Manage Run-Time Environment** window.
- 2. Select **Compiler > IO**, and then select the check boxes for **STDIN** and **STDOUT**. In the drop-down list for STDIN and STDOUT, select **ITM**.
- **3.** In the main.c file, modify the main function and header list per Code Listing 2 in the Perform ITM trace (printf-style debugging) section.

To start trace, do the following:

- **1.** Click the **Build** icon on the μ Vision toolbar to rebuild the code.
- 2. Click the Start/Stop Debug Session icon to program the image and start the debug perspective.
- 3. Select View > Serial Windows > Debug (printf) Viewer.
- 4. Click the **Run** icon on the toolbar to start the execution and collect the ITM data.

You should see the user LED toggling every second. The Debug Viewer should display logs as shown below:



Figure 22

μVision debug viewer showing printf outputs



5 Summary

5 Summary

This application note explored the PSoC[™] 6 MCU trace architecture and the associated developments tools. It also covered various general aspects of Arm[®] trace architecture. With this background, you should be able to understand and perform trace on PSoC[™] 6 MCU to its full potential.

Although the application note limits itself to showcasing the ETM and ITM trace, third party tools in general offer a wide variety of other trace features such as function profiling, data watchpoints, interrupt logging, and code coverage. You can refer to the respective tool documentation to understand all the features they offer and use them effectively for complex embedded application debugging and development.



References

References

- [1] AN228571 Getting started with PSoC[™] 6 MCU on ModusToolbox[™] software
- [2] ModusToolbox[™] 3.0 user guide
- [3] Learn the architecture: Understanding trace by Arm[®]
- [4] IAR Embedded Workbench IDE user guide
- [5] Keil μVision user guide



Revision history

Revision history

Document version	Date of release	Description of changes
**	2022-09-22	Initial release.
*A	2022-12-09	Section 3.1.2 - Added a note and fixed errors.
*В	2023-08-17	Updated link references

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-08-17 Published by Infineon Technologies AG 81726 Munich, Germany

© 2023 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-sad1663315768779

Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.