

Customer training workshop: Device configurator Communication

TRAVEO™ T2G CYT4BF series Microcontroller Training
V1.0.0 2022-12



Please read the [Important notice and warnings](#) at the end of this document

Scope of work

- › This document helps application developers understand how to use the Device Configurator for Communication as part of creating a ModusToolbox™ (MTB) application
 - The Device Configurator for Communication is part of a collection of tools included with the MTB software. It provides a GUI to configure the communication. This document describes use cases for CAN FD, UART, and SPI.
- › ModusToolbox™ tools package version: 3.0.0
- › Device Configurator version: 4.0
- › Device:
 - TRAVEO™ T2G CYT4BFBCH device is used in this code example
- › Board:
 - TRAVEO™ T2G KIT_T2G-B-H_EVK board is used for testing

Introduction

› The CAN FD controller has the following features:

- Flexible data-rate (FD) (ISO 11898-1: 2015)
 - Up to 64 data bytes per message
 - Maximum 8 Mbps supported
- Time-Triggered (TT) communication on CAN (ISO 11898-4: 2004)
 - TTCAN protocol level 1 and level 2 completely in hardware
- AUTOSAR support
- Acceptance filtering
- Two configurable receive FIFOs
- Up to 64 dedicated receive buffers
- Up to 32 dedicated transmit buffers
- Configurable transmit FIFO
- Configurable transmit queue
- Configurable transmit event FIFO
- Programmable loop-back test mode
- Power-down support
- Shared message RAM

Introduction (contd.)

› The CAN FD controller has the following features:

- ECC protection for message RAM
- Global fault structure to handle ECC errors
- Receive FIFO top pointer logic
 - Enables DMA access on FIFO
- DMA for debug message and received FIFOs
- Shared time stamp counter

Introduction (contd.)

› The SCB controller has the following features:


- Standard SPI master and slave functionality with Motorola, Texas Instruments, and National Semiconductor protocols
- Standard UART functionality with SmartCard reader, local interconnect network (LIN), and IrDA protocols
 - Standard LIN slave functionality with LIN v1.3 and LIN v2.1/2.2 specification compliance
The SCB has only standard LIN slave functionality.
- Standard I2C master and slave functionality
- EZ mode for SPI and I2C slaves; allows operation without CPU intervention
- CMD_RESP mode for SPI and I2C slaves; allows operation without CPU intervention and is available only on DeepSleep-capable SCB
- Low-power (DeepSleep) mode of operation for SPI and I2C slaves (using external clocking), available only on DeepSleep-capable SCB
- DeepSleep wakeup on I2C slave address match or SPI slave selection; available only on DeepSleep-capable SCB
- Trigger outputs for connection to DMA
- Multiple interrupt sources to indicate status of FIFOs and transfers
- Local loop-back control

Launch Device Configurator


› From Eclipse IDE

Launch the Device configurator by either of the following methods:

- Right-click on the project in “Project Explorer” and select **ModusToolbox™ > Device Configurator <version>**




- Click the “Device Configurator” link in the Quick Panel



Device Configurator view for communication config

From Eclipse IDE

- Open the “Peripherals” tab in the Device Configurator



Quick start

› To use the Device Configurator for communication setting

- Launch the Device Configurator.
- Use the various pull-down menus to configure signals.
- Save the file to generate source code.
- Device Configurator generates code into a "GeneratedSource" directory in your Eclipse IDE application, or in the same location you saved the *.modus file for non-IDE applications. That directory contains the necessary source (.c) and header (.h) files for the generated firmware, which uses the relevant driver APIs to configure the hardware.
- Use the generated structures as input parameters for communication functions in your application.

Use case for CAN FD

Use case



› Overview of configuration parameters for CAN FD:

- Mode : CAN FD
- CAN instance : CAN0_CH1
- Clock frequency : 40 MHz (Clock divider: Peri Clock Group 1 16-bit Divider 0)
- Used ports:
 - RX port = P0.3 (CYBSP_CAN_RX)
 - TX port = P0.2 (CYBSP_CAN_TX)
- Bitrate setting:
 - Nominal bitrate = 500 kbps
 - Sampling point = 75%
 - Prescaler = 10
 - Nominal time segment 1 = 5
 - Time segment 2 = 2
 - Synchronization jump width = 2
- Fast Bitrate Setting:
 - Data Bitrate = 1000 kbps
 - Sampling Point = 75 %
 - Prescaler = 5
 - Data Time segment 1 = 5
 - Data Time segment 2 = 2
 - Data Synchronization Jump Width = 2
- See "CAN FD" application for operation

CAN FD configuration

› Create project

- 1) Click “New Application” in Quick Panel and open **Choose Board Support Package (BSP)** window




- 2) Select **TRAVEO™ BSPs** and **KIT_T2G-B-H_EVK**
- 3) Click **Next** and open the Application window
- 4) In this use case, it changes to “CAN_FD_training”
- 5) Click **Create** and start application creation

CAN FD configuration (contd.)

› Launch “Device configurator”:

- 1) Select the “CAN_FD_training” project.
- 2) Click “Device configurator” in Quick Panel
- 3) Open the “Device configurator” window



CAN FD configuration (contd.)

› Configure Clock (System):

- 1) Click the System tab
- 2) Select **PLL400M1**
- 3) Set “Desired Frequency” to “200.000”
- 4) Ensure that the frequency is set to 200 MHz

1) Click

2) Select

4) 200 MHz

3) Set to 200.000

PLL400M1 - Parameters

Name	Value
General	Source Frequency: 8 MHz ± 1%
PLL400M1	Low Frequency Mode: false
PLL400M1	Configuration: Automatic
PLL400M1	Desired Frequency (MHz): 200.000
PLL400M1	Optimization: Min Power
PLL400M1	Feedback (16-200): 50
PLL400M1	Reference (1-16): 1

CAN FD configuration (contd.)

› Configure Clock (System):

- 4) Select **CLK_HF2**
- 5) Select **CLK_PATH2** as “Source Clock”
- 6) Set “Divider” to “1”
- 7) Ensure that the frequency is set to 200 MHz

The screenshot shows the Infineon Configuration Tool interface for the CYT4BFBCHE device. The System tab is selected. On the left, a list of clocks is shown with checkboxes next to them. The checkbox for CLK_HF2 is checked and highlighted with a red box. A callout box labeled "4) Select" points to this checkbox.

In the center, a diagram illustrates the clock distribution paths. CLK_HF2 is connected to CLK_PATH2, which then connects to CLK_PATH1. CLK_PATH1 is connected to various system components. A callout box labeled "7) 200 MHz" points to the 200 MHz frequency entry in the CLK_HF2 - Parameters dialog box.

The CLK_HF2 - Parameters dialog box is open on the right. It contains two tabs: "Overview" and "General".


- Overview:** Contains a link to "Open High-Frequency Clocks Documentation".
- General:**
 - Source Clock:** CLK_PATH2 (highlighted with a red box)
 - Source Frequency:** 200 MHz ± 1% (highlighted with a red box)
 - Divider:** 1 (highlighted with a red box)
 - Frequency:** 200 MHz ± 1% (highlighted with a red box)

Callout boxes with numbers 5, 6, and 7 indicate the steps corresponding to the numbered list in the slide.

CAN FD configuration (contd.)

› Configure Clock (Peripheral Clocks):

- 1) Click the **Peripheral-Clocks** tab for peripheral clock divider configuration
- 2) Select **16 bit Divider 0** in Peri Clock Group 1
- 3) Set “Divider” to “5”
- 4) You can see **40 MHz** clock ($200 \text{ MHz}/5$) as output frequency
- 5) Select **Channel 1 clock_can (CAN_FD)** as “Peripherals” connection



CAN FD configuration (contd.)

› Configure CAN FD (Clock and GPIO):

- 1) Make the following settings in the **Peripherals** tab
- 2) When you configure the peripheral clock connection in “Peripheral-Clocks”, CAN FD0 Channel1 is already selected.
- 3) Enter CANFD as the name
- 4) Set the “CAN FD Mode”
- 5) When you configure the peripheral clock connection, **16 bit Divider 0 clk** is already selected as Clock Signal
- 6) Select P0_3 (CAN_RX) and P0_2 (CAN_TX) to “CAN Rx Pin” and the “CAN Tx Pin”

The screenshot shows the CYT4BFBCH configuration interface. On the left, the 'Peripherals' tab is selected in the top navigation bar. A callout box labeled '1) Click "Peripheral-Clock" tab' points to the tab. Another callout box labeled '2) CAN FD0 Channel1 is automatically selected' points to the 'Channel 0' section where 'Channel 1' is checked. A third callout box labeled '3) Fill the Name to "CANFD"' points to the 'Name(s)' input field containing 'CANFD'. On the right, the 'Channel 1 (CANFD) - Parameters' dialog box is open. A callout box labeled '4) Set CAN FD Mode box' points to the 'CAN FD Mode' checkbox, which is checked. A second callout box labeled '5) "16 bit Divider 0 clk" is automatically selected' points to the 'Clock Signal' dropdown, which is set to '16 bit Divider 0 clk [USED]'. A third callout box labeled '6) Select P0_3 as CAN RX port, and select P0_2 as CAN TX port' points to the 'CAN Rx Pin' and 'CAN Tx Pin' dropdowns, both of which are set to 'P0[3] digital_in (CYBSP_CAN_RX) [USED]' and 'P0[2] digital_out (CYBSP_CAN_TX) [USED]' respectively.

CAN FD configuration (contd.)

› Configure CAN FD (Bitrate Setting):

- 1) Set the value of each Bitrate Setting
- 2) Ensure that “Nominal Bit Rate” is “500 kbps” and “Nominal Sampling Point” is “75%”

CYT4BFBCHE

Peripherals Pins Analog-Routing System

Enter filter text...

Resource	Name(s)
> Analog	
Communication	
Controller Area Network FD (CAN FD) 0	
<input type="checkbox"/> Channel 0	canfd_0_c
<input checked="" type="checkbox"/> Channel 1	CANFD
<input type="checkbox"/> Channel 2	canfd_0_c
<input type="checkbox"/> Channel 3	canfd_0_c
<input type="checkbox"/> Channel 4	canfd_0_c
Controller Area Network FD (CAN FD) 1	

Channel 1 (CANFD) - Parameters

Enter filter text...

Name	Value
Bitrate Setting	1
Nominal Prescaler	10
Nominal Time Segment 1	5
Nominal Time Segment 2	2
Nominal Synchronization Jump Width	2
Nominal Bit Rate	500 kbps
Nominal Sampling Point	75%

1 2

Channel 1 (CANFD) - Parameters Code Preview

CAN FD configuration (contd.)

› Configure CAN FD (Fast Bitrate Setting):

- 1) Set the value of each Fast Bitrate Setting
- 2) Ensure that “Data Bit Rate” is “1000 kbps” and “Data Sampling Point” is “75%”

CYT4BFBCHE

Peripherals Pins Analog-Routing System

Enter filter text...

Resource	Name(s)
> Analog	
Communication	
Controller Area Network FD (CAN FD) 0	
<input type="checkbox"/> Channel 0	canfd_0_c
<input checked="" type="checkbox"/> Channel 1	CANFD
<input type="checkbox"/> Channel 2	canfd_0_c
<input type="checkbox"/> Channel 3	canfd_0_c
<input type="checkbox"/> Channel 4	canfd_0_c
Controller Area Network FD (CAN FD) 1	

Channel 1 (CANFD) - Parameters

Enter filter text...

Name	Value
Fast Bitrate Setting	1
Data Prescaler	5
Data Time Segment 1	5
Data Time Segment 2	2
Data Synchronization Jump Width	2
Data Bit Rate	1000 kbps
Data Sampling Point	75%

1

2

2

Channel 1 (CANFD) - Parameters Code Preview

CAN FD configuration (contd.)

› Confirm configuration result

- You can check the configuration result in the “Code Preview” tab of the Device Configurator



The screenshot shows the 'Code Preview' tab of the Infineon Device Configurator. The tab displays the following C code for CANFD configuration:

```
Code Preview
Enter search text...
{
    .mode = CY_CANFD_FIFO_MODE_BLOCKING,
    .watermark = 0U,
    .numberOfFIFOElements = 8U,
    .topPointerLogicEnabled = false,
};

cy_stc_canfd_config_t CANFD_config =
{
    .txCallback = NULL,
    .rxCallback = canfd_rx_callback,
    .errorCallback = NULL,
    .canFDMode = true,
    .bitrate = &CANFD_nominalBitrateConfig,
    .fastBitrate = &CANFD_dataBitrateConfig,
    .tdcConfig = &CANFD_tdcConfig,
    .sidFilterConfig = &CANFD_sidFiltersConfig,
    .extidFilterConfig = &CANFD_extIdFiltersConfig,
    .globalFilterConfig = &CANFD_globalFilterConfig,
    .rxBufferSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .rxFIFO0DataSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .rxFIFO1DataSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .txBufferSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .rxFIFO0Config = &CANFD_rxFifo0Config,
    .rxFIFO1Config = &CANFD_rxFifo1Config,
    .noOfRxBuffers = 10,
    .noOfTxBuffers = 10,
    .messageRAMAddress = CY_CAN0MRAM_BASE + 0U,
    .messageRAMsize = 8192U,
};
cy_stc_canfd_t0_t CANFD_T0RegisterBuffer_0 =
{
    .id = 0x22U,
    .rtr = CY_CANFD_RTR_DATA_FRAME,
    .xtd = CY_CANFD_XTD_STANDARD_ID,
    .esi = CY_CANFD_ESI_ERROR_ACTIVE,
};
cy_stc_canfd_t1_t CANFD_T1RegisterBuffer_0 =
/
<
```


At the bottom of the window, there are two tabs: 'Channel 1 (CANFD) - Parameters' and 'Code Preview'. The 'Code Preview' tab is highlighted with a red border.

Code preview tab


CAN FD configuration (contd.)

› Close Device configurator:

- Click the “Save” button after completing all settings, then close the “Device configurator”




- If an **Errors/Tasks** message appears, it should be resolved according to the instructions



CAN FD configuration (contd.)

› Configuration file:

- Close “Device configurator”, it generates code into a "GeneratedSource" directory in your Eclipse IDE application, or in the same location you saved the *.modus file for non-IDE applications.
- This example has the following code:



The screenshot shows the Eclipse IDE interface with the "GeneratedSource" folder open. Inside the folder, several files are listed, including `cycfg_peripherals.c` and `cycfg_peripherals.h`. A dashed red arrow connects the two files, indicating they are generated pairs. The `cycfg_peripherals.c` file contains C code for CANFD configuration, while the `cycfg_peripherals.h` file contains header definitions.

```

cycfg_peripherals.c
121 {
122     .mode = CY_CANFD_FIFO_MODE_BLOCKING,
123     .watermark = 0U,
124     .numberOfFIFOElements = 8U,
125     .topPointerLogicEnabled = false,
126 };
127 cy_stc_canfd_config_t CANFD_config =
128 {
129     .txCallback = NULL,
130     .rxCallback = canfd_rx_callback,
131     .errorCallback = NULL,
132     .canFDMode = true,
133     .bitrate = &CANFD_nominalBitrateConfig,
134     .fastBitrate = &CANFD_dataBitrateConfig,
135     .tdcConfig = &CANFD_tdcConfig,
136     .sidFilterConfig = &CANFD_sidFiltersConfig,
137     .extidFilterConfig = &CANFD_extIdFiltersConfig,
138     .globalFilterConfig = &CANFD_globalFilterConfig,
139     .rxBufferSize = CY_CANFD_BUFFER_DATA_SIZE_8,
140     .rxFIFO1BufferSize = CY_CANFD_BUFFER_DATA_SIZE_8,
141     .txBufferSize = CY_CANFD_BUFFER_DATA_SIZE_8,
142     .rxFIFO0Config = &CANFD_rxFifo0Config,
143     .rxFIFO1Config = &CANFD_rxFifo1Config,
144     .noOfRxBuffers = 10,
145     .noOfTxBuffers = 10,
146     .messageRAMaddress = CY_CANOMRAM_BASE + 0U,
147     .messageRAMsize = 8192U,
148 };
149 cy_stc_canfd_t0_t CANFD_T0RegisterBuffer_0 =
150 {
151     .id = 0x220,
152     .rtr = CY_CANFD_RTR_DATA_FRAME,
153     .xtd = CY_CANFD_XTD_STANDARD_ID,
154     .esi = CY_CANFD_ESI_ERROR_ACTIVE,
155 };

```


```

cycfg_peripherals.h
37 //endif //defined (CY_USING_HAL)
38
39 #if defined(_cplusplus)
40 extern "C" {
41 #endif
42
43 #define CANFD_ENABLED 1U
44 #define CANFD_HW CANFD0
45 #define CANFD_CHANNEL CANFD0_CH1
46 #define CANFD_STD_ID FILTER_ID_0_0
47 #define CANFD_EXT_ID FILTER_ID_0_0
48 #define CANFD_DATA_0_0
49 #define CANFD_DATA_1_1
50 #define CANFD_DATA_2_2
51 #define CANFD_DATA_3_3
52 #define CANFD_DATA_4_4
53 #define CANFD_DATA_5_5
54 #define CANFD_DATA_6_6
55 #define CANFD_DATA_7_7
56 #define CANFD_DATA_8_8
57 #define CANFD_DATA_9_9
58 #define CANFD_DATA_10_10
59 #define CANFD_DATA_11_11
60 #define CANFD_DATA_12_12
61 #define CANFD_DATA_13_13
62 #define CANFD_DATA_14_14
63 #define CANFD_DATA_15_15
64 #define CANFD IRQ_0 canfd_0_interrupts0_1_IRQn
65 #define CANFD IRQ_1 canfd_0_interrupts1_1_IRQn
66

```


Implementation

- › This section describes how to implement the configured CAN FD. This example will implement CAN FD configuration in the CAN_FD_training project.
 - Open main.c in the CAN_FD_training project



Implementation (contd.)

- › Add include file



```
main.c x

/*
 * Include header files
 */
#include <stdio.h>
#include "cy_pdl.h"
#include "cycfg.h"
#include "cybsp.h"
#include "cy_retarget_io.h"
```

Implementation (contd.)

› Add CAN FD initialization

main.c

```

int main(void)
{
    cy_rslt_t result;
    cy_en_canfd_status_t status;

    /* Initialize the device and board peripherals */
    result = cybsp_init();
    if (result != CY_RSLT_SUCCESS)
    {
        CY_ASSERT(0);
    }

    /* Initialize CANFD channel */
    status = Cy_CANFD_Init(CANFD_HW, CAN_HW_CHANNEL, &CANFD_config);
    if (status != CY_CANFD_SUCCESS)
    {
        CY_ASSERT(0);
    }

    /* Sending CANFD frames to other node */
    status = Cy_CANFD_UpdateAndTransmitMsgBuffer(CANFD_HW,
                                                CAN_HW_CHANNEL,
                                                &CANFD_txBuffer_0,
                                                CAN_BUFFER_INDEX,
                                                &canfd_context);
}

```

Use this structure to configure CAN FD in the cycfg_peripherals.c file

Add CAN FD initialization function

Add CAN FD transmit function

README.md

```

cy_stc_canfd_config CANFD_config =
{
    .txCallback = NULL,
    .rxCallback = canfd_rx_callback,
    .errorCallback = NULL,
    .canFDMode = true,
    .bitrate = &CANFD_nominalBitrateConfig,
    .fastBitrate = &CANFD_dataBitrateConfig,
    .tdcConfig = &CANFD_tdcConfig,
    .sidFilterConfig = &CANFD_sidFiltersConfig,
    .extidFilterConfig = &CANFD_extIdFiltersConfig,
    .globalFilterConfig = &CANFD_globalFilterConfig,
    .rxBufferSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .rxFIFO1DataSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .rxFIFO0DataSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .txBufferSize = CY_CANFD_BUFFER_DATA_SIZE_8,
    .rxFIFO0Config = &CANFD_rxFifo0Config,
    .rxFIFO1Config = &CANFD_rxFifo1Config,
    .noOfRxBuffers = 1U,
    .noOfTxBuffers = 1U,
    .messageRAMAddress = CY_CAN0MRAM_BASE + 0U,
    .messageRAMsize = 8192U,
};

```

Implementation (contd.)

CAN FD initialization:


- › Call the **Cy_CANFD_Init()** function to configure CAN FD
 - Initializes the CAN FD

CAN FD message transmit:

- › Call the **Cy_CANFD_UpdateAndTransmitMsgBuffer()** function for CAN FD
 - Updates the Tx buffer element parameters in Message RAM, copies data to Message RAM, and then transmits the message.

Other functions:

- › Check the following for more information



Use case for UART

Use case



› Overview of configuration parameters for UART:

- Mode : Standard UART
- SCB instance : SCB3
- Clock frequency : 920.2 kHz (Clock divider: Peri Clock Group 1 8-bit Divider 0)
- Used ports:
 - Tx : SCB3_TX (P13.1)
 - Rx : SCB3_RX (P13.0)
- Baud rate : 115,200 bps
- Data width : 8 bits
- Parity : None
- Stop bits : 1
- Flow control : None
- See “SCB UART Transmit and Receive using DMA” application for operation


UART configuration

› Create project

- 1) Click **New Application** in Quick Panel and open the **Choose Board Support Package (BSP)** window





- 2) Select **TRAVEO™ BSPs** and **KIT_T2G-B-H_EVK**
- 3) Click **Next** button and open the Application window
- 4) In this use case, it changes to “UART_training”
- 5) Click **Create** and start application creation



UART configuration (contd.)

› Launch the “Device configurator”:


- 1) Select the **UART_training** project.
- 2) Click “Device configurator” in the Quick Panel
- 3) Open the “Device configurator” window



UART configuration (contd.)

› Configure Clock (System):


- 1) Click the **System** tab
- 2) Select **PLL400M1**
- 3) Set “Desired Frequency” to “196.000”
- 4) Ensure that the frequency is set to 196 MHz



UART configuration (contd.)

› Configure Clock (System):


- 4) Select **CLK_HF2**
- 5) Select **CLK_PATH2** as “Source Clock”
- 6) Set “Divider” to “1”
- 7) Ensure that the frequency is set to 196 MHz



UART configuration (contd.)

› Configure Clock (Peripheral Clocks):


- 1) Click the **Peripheral-Clocks** tab for the peripheral clock divider configuration
- 2) Select **8 bit Divider 0** in Peri Clock Group 1
- 3) Set “Divide” to “213”
- 4) You can see 920.02 kHz clock (196 MHz/213) as output frequency
- 5) Select **Serial communication Block (SCB) 3 clock** as “Peripherals” connection



UART configuration (contd.)

› Configure UART:

- 1) Check **Serial Communication Block (SCB) 3** in the **Peripherals** tab
- 2) Select **Serial Communication Block (SCB) 3** and fill in **KIT_UART** as the name
- 3) Select **UART-3.0** and click **OK**



UART configuration (contd.)

4) Set “Value” of “General” parameters

- Baud rate : 115,200 bps
- Data width : 8 bits
- Parity : None
- Stop bits : 1
- Flow control: None

Name	Value
Com Mode	Standard
Baud Rate (bps)	115200
Oversample	8
Bit Order	LSB First
Data Width	8 bits
Parity	None
Stop Bits	1 bit
Enable Digital Filter	unchecked


5) Set “Value” of “Connections” parameters

- Clock divider: 8-bit Divider 0
- Used ports:
 - Tx : SCB3_TX (P13.1)
 - Rx : SCB3_RX (P13.0)

Name	Value
Clock	8 bit Divider 0 clk [USED]
RX	P13[0] digital_inout (CYBSP_DEBUG_UART_RX, CYBSP_D0) [USED]
TX	P13[1] digital_inout (CYBSP_DEBUG_UART_TX, CYBSP_D1) [USED]
RX Trigger Output	<unassigned>
TX Trigger Output	<unassigned>
Actual Baud Rate	<unassigned>
Trigger Level	<unassigned>
Multi Processor Mode	<unassigned>

UART configuration (contd.)


- 6) Check the Actual Baud Rate and update it for your device



UART configuration (contd.)

› Confirm configuration result

- You can check the configuration result in the “Code Preview” tab of the Device Configurator



```
Code Preview
Enter search text...
#ifndef CY_USING_HAL

#define KIT_UART_HW SCB3
#define KIT_UART_IRQ scb_3_interrupt_IRQn

const cy_stc_scb_uart_config_t KIT_UART_config =
{
    .uartMode = CY_SCB_UART_STANDARD,
    .enableMultiProcessorMode = false,
    .smartCardRetryOnNack = false,
    .irdaInvertRx = false,
    .irdaEnableLowPowerReceiver = false,
    .oversample = 8,
    .enableMsbFirst = false,
    .dataWidth = 8UL,
    .parity = CY_SCB_UART_PARITY_NONE,
    .stopBits = CY_SCB_UART_STOP_BITS_1,
    .enableInputFilter = false,
    .breakWidth = 11UL,
    .dropOnFrameError = false,
    .dropOnParityError = false,
    .breaklevel = false,
    .receiverAddress = 0x0UL,
    .receiverAddressMask = 0x0UL,
    .acceptAddrInfifo = false,
    .enableCts = false,
    .ctsPolarity = CY_SCB_UART_ACTIVE_LOW,
    .rtsRxFifoLevel = 0UL,
    .rtsPolarity = CY_SCB_UART_ACTIVE_LOW,
    .rxRxFifoTriggerLevel = 0UL,
    .rxRxFifoIntEnableMask = 0UL,
    .txRxFifoTriggerLevel = 63UL,
    .txRxFifoIntEnableMask = 0UL,
};


#if defined (CY_USING_HAL)
const cyhal_resource_inst_t KIT_UART_obj =
{
    .time = CYUART_PSC_SCB

```


UART configuration (contd.)

› Close Device Configurator:

- Click the “Save” button after completing all settings, and then close the “Device configurator”




- If an **Errors/Tasks** message appears, it should be resolved according to the instructions



UART configuration (contd.)


› Configuration file:

- Close the “Device configurator”. It generates code into a "GeneratedSource" directory in your Eclipse IDE application, or in the same location you saved the *.modus file for non-IDE applications.
- This example has the following code:




Implementation

- › This section describes how to implement the configured UART. This example will implement UART configuration in the UART_training project.
 - Open main.c in the UART_training project



Implementation (contd.)

› Add include file



```
*main.c
*****
#include "cyhal.h"
#include "cybsp.h"
#include "cy_retarget_io.h"
```

Add include file in the main.c

A red arrow points from the text "Add include file in the main.c" to the line "#include \"cy_retarget_io.h\"".

Implementation (contd.)

› Add UART initialization and enable function

```

README.md  *main.c
*****
int main(void)
{
    cy_rslt_t result;
    cy_en_scb_uart_status_t init_status;
    cy_stc_scb_uart_context_t KIT_UART_context;

    /* Initialize the device and board peripherals */
    result = cybsp_init();
    if (result != CY_RSLT_SUCCESS)
    {
        CY_ASSERT(0);
    }

    /* Start UART operation */
    init_status = Cy_SCB_UART_Init(KIT_UART_HW, &KIT_UART_config, &KIT_UART_context);
    if (init_status != CY_SCB_UART_SUCCESS)
    {
        handle_error();
    }
    Cy_SCB_UART_Enable(KIT_UART_HW);

    /* Transmit header to the terminal */
    /* \x1b[2J\x1b[1H - ANSI ESC sequence for clear screen */
    Cy_SCB_UART_PutString(KIT_UART_HW, "\x1b[2J\x1b[1H");

    /* Get RX interrupt sources */
    intrSrcRx = Cy_SCB_UART_GetRxFifoStatus(KIT_UART_HW);
    Cy_SCB_UART_ClearRxFifoStatus(KIT_UART_HW, intrSrcRx);

    _enable_irq();
}

```

There is structure to configure UART in the cycfg_peripherals.c file

CY48FBCH6

Peripherals Pins Analog-Routing

Resource

- Serial Communication Block (SCB) 2
- KIT_UART_HW SCB3**
- Serial Communication Block (SCB) 3
- Serial Communication Block (SCB) 4

Serial Communication Block (SCB) 3 (KIT_UART) - Parameters

cycfg_peripherals.c

```

#include "cycfg_peripherals.h"

net_cy_stc_scb_uart_config_t KIT_UART_config =
{
    .uartMode = CY_SCB_UART_STANDARD,
    .enableMultiProcessorMode = false,
    .smartCardRetryOnNack = false,
    .irdaInvertRx = false,
    .irdaEnableLowPowerReceiver = false,
    .oversample = 8,
    .enableMsbFirst = false,
    .parity = CY_SCB_UART_PARITY_NONE,
    .stopBits = CY_SCB_UART_STOP_BITS_1,
    .enableInputFilter = false,
    .breakWidth = 11UL,
    .dropOnFrameError = false,
    .dropOnParityError = false,
    .breakLevel = false,
    .receiverAddress = 0x0UL,
    .receiverAddressMask = 0x0UL,
    .acceptAddrInFifo = false,
    .enableCts = false,
    .ctsPolarity = CY_SCB_UART_ACTIVE_LOW,
    .rtsRxFifoLevel = 0UL,
    .rtsPolarity = CY_SCB_UART_ACTIVE_LOW,
    .rxFifoTriggerLevel = 0UL,
    .rxFifoIntEnableMask = 0UL,
    .txFifoTriggerLevel = 63UL,
    .txFifoIntEnableMask = 0UL,
};

#if defined (CY USING HAL)
<

```

Add UART initialization function

Add UART enable function

Add UART control function,
if necessary

Implementation (contd.)

UART initialization:

- › Call the [**Cy_SCB_UART_Init\(\)**](#) function to configure UART
 - Initializes the SCB for UART operation

UART enable:

- › Call the [**Cy_SCB_UART_Enable\(\)**](#) function to enable UART
 - Enables the SCB for UART operation


UART FIFO Control:

- › Call the [**Cy_SCB_UART_PutString\(\)**](#) function for UART TX FIFO
 - Places a NULL terminated string in the UART TX FIFO.
- › Call the [**Cy_SCB_UART_GetRxFifoStatus\(\)**](#) function for UART RX FIFO
 - Returns the current status of the UART RX FIFO.
- › Call the [**Cy_SCB_UART_ClearRx_fifoStatus\(\)**](#) function for UART RX FIFO
 - Clears the selected statuses of the UART RX FIFO.

Implementation (contd.)

Other functions:

- › Check the following for more information



Use case for SPI

Use case




› Overview of configuration parameters for SPI:

- SCB mode = Motorola SPI Master mode
- SCB channels = 2
- Clock frequency: 16 MHz (Clock divider: Peri Clock Group 1 8-bit Divider 1)
- Bit rate = 1 Mbps
- Tx/Rx data width = 8 bits
- Used ports
 - SCLK : SCB2_CLK (P14.2)
 - MOSI : SCB2_MOSI (P14.1)
 - MISO : SCB2_MISO (P14.0)
 - SELECT : SCB2_SEL0 (P14.3), Active Low
- CPHA = 0, CPHL = 0
 - MOSI data is driven on a falling edge of SCLK
 - MISO data is captured on a falling edge of SCLK
- Trigger
 - Tx FIFO less than 63
- See “SCB_SPI_Master_DMA” application for operation

SPI configuration

› Create project

- 1) Click **New Application** in Quick Panel and open the **Choose Board Support Package (BSP)** window





- 2) Select **TRAVEO™ BSPs** and **KIT_T2G-B-H_EVK**
- 3) Click **Next** and open the Application window
- 4) In this use cas?e, it changes to “SPI_training”
- 5) Click **Create** and start application creation

SPI configuration (contd.)

› Launch Device configurator:

- 1) Select the “SPI_training” project.
- 2) Click “Device configurator” in Quick Panel
- 3) Open the “Device configurator” window



SPI configuration (contd.)

› Configure Clock (System):

- 1) Click System tab
- 2) Select “PLL400M1”
- 3) Set “Desired Frequency” to “192.000”
- 4) Ensure that the frequency is set to 192 MHz

1) Click

2) Select

4) 192 MHz

3) Set to 192.000


PLL400M1 - Parameters

Name	Value
Source Frequency	8 MHz ± 1%
Low Frequency Mode	false
Configuration	Automatic
Desired Frequency (MHz)	192.000
Optimization	Min Power
Feedback (16-200)	72
Reference (1-16)	1
Output (2-16)	3
Fraction divider (0-16777215)	0
Fraction Dither	false
Fraction Enable	true
Actual Frequency	192 MHz ± 1%

SPI configuration (contd.)

› Configure Clock (System):

- 4) Select “CLK_HF2”
- 5) Select the “CLK_PATH2” as “Source Clock”
- 6) Set “Divider” to “1”
- 7) Ensure that the frequency is set to 192 MHz



SPI configuration (contd.)

› Configure Clock (Peripheral Clocks):

- 1) Click “Peripheral-clock” tab for peripheral clock divider configuration
- 2) Select “8 bit Divider 1” in Peri Clock Group 1
- 3) Set “Divider” to “12”
- 4) You can see 16 MHz clock (192 MHz/12) as output frequency
- 5) Select “Serial communication Block (SCB) 2 clock” as “Peripherals” connection

The screenshot illustrates the configuration steps for the SPI clock:

- Step 1:** Click the "Peripheral-Clocks" tab in the CYT4FBFCHE interface.
- Step 2:** Select "8 bit Divider 1" under Peri Clock Group 1.
- Step 3:** Set the Divider value to 12.
- Step 4:** The calculated output frequency is 16 MHz ± 1%.
- Step 5:** Select "Serial Communication Block (SCB) 2 clock" as the peripherals connection.

Device Configurator 4.0 - Select signal(s) dialog:


Select any signal(s) to connect to 'Peripherals'.

- Serial Communication Block (SCB) 2 clock [USED]
- Channel 4 clock_can
- Local Interconnect Network (LIN) 0 clock_ch_en[0]
- Local Interconnect Network (LIN) 0 clock_ch_en[1]
- Serial Communication Block (SCB) 0 clock
- Serial Communication Block (SCB) 1 clock
- Serial Communication Block (SCB) 2 clock [USED]
- Serial Communication Block (SCB) 3 clock
- Serial Communication Block (SCB) 4 clock

SPI configuration (contd.)

› Configure SPI:

- 1) Check **Serial Communication Block (SCB) 2** in the Peripheral tab
- 2) Select “SPI-3.0”
- 3) Click **OK**
- 4) Fill the mSPI to name



SPI configuration (contd.)

5) Set “Value” of “General” parameters

- SCB Mode = Motorola SPI Master mode
- CPHA = 0, CPHL = 0

CYT4BFBBCHE

Peripherals Pins Analog-Routing System Peripheral-Clocks DMA

Resource Name(s) Personality

Serial Communication Block (SCB) 1 scb_1 SPI-3.0

Serial Communication Block (SCB) 2 mSPI SPI-3.0

Serial Communication Block (SCB) 3 scb_3

Serial Communication Block (SCB) 4 scb_4

Serial Communication Block (SCB) 5 scb_5

Serial Communication Block (SCB) 6 scb_6

Serial Communication Block (SCB) 7 scb_7

Serial Communication Block (SCB) 8 scb_8

Serial Communication Block (SCB) 9 scb_9

Serial Communication Block (SCB) 10 scb_10

Digital

System

Serial Communication Block (SCB) 2 (mSPI) - Parameters

Name

Overview

General

Mode: Master
Sub Mode: Motorola
SCLK Mode: CPHA = 0, CPOL = 0

Open SPI-3.0 Documentation

Enter filter text...

Set SCB mode to “Motorola” and “SPI master”

Set SCLK Mode to “CPHA = 0, CPOL = 0”

Serial Communication Block (SCB) 2 (mSPI) - Parameters Code Preview

6) Set “Value” of “Data Configuration” parameters

- Tx/Rx data width = 8 bits

CYT4BFBBCHE

Peripherals Pins Analog-Routing System Peripheral-Clocks DMA

Resource Name(s) Personality

Serial Communication Block (SCB) 1 scb_1 SPI-3.0

Serial Communication Block (SCB) 2 mSPI SPI-3.0

Serial Communication Block (SCB) 3 scb_3

Serial Communication Block (SCB) 4 scb_4

Serial Communication Block (SCB) 5 scb_5

Serial Communication Block (SCB) 6 scb_6

Serial Communication Block (SCB) 7 scb_7

Serial Communication Block (SCB) 8 scb_8

Serial Communication Block (SCB) 9 scb_9

Serial Communication Block (SCB) 10 scb_10

Digital

Serial Communication Block (SCB) 2 (mSPI) - Parameters

Name Value

Overview

General

Data Configuration

Bit Order: MSB First
RX Data Width: 8
TX Data Width: 8

Slave Select

Connections

Data Rate

Trigger Level

API Mode

Advanced


Serial Communication Block (SCB) 2 (mSPI) - Parameters Code Preview

Set Rx/Tx Data width to 8

SPI configuration (contd.)


7) Set “Value” of “Connection” parameters

- Clock frequency: 16 MHz (Clock divider: Peri Clock Group 1 8-bit Divider 1)
- Used ports
 - SCLK: SCB2_CLK (P14.2)
 - MOSI: SCB2_MOSI (P14.1)
 - MISO: SCB2_MISO (P14.0)
 - SELECT: SCB2_SEL0 (P14.3), Active Low




SPI configuration (contd.)

- 8) Set “Value” of “Trigger level” parameters
- Trigger
 - Tx FIFO less than 63




- 9) Check “Actual Data Rate (kbps)”
- Bit rate: 1 Mbps



SPI configuration (contd.)

› Confirm configuration result

- You can check the configuration result in the “Code Preview” tab of Device configurator



The screenshot shows the 'Code Preview' tab of the Infineon Device Configurator. The code preview window displays C code for SPI configuration, combining elements from cycfg_peripherals.c and cycfg_peripherals.h files. The code defines a mSPI_config_t structure with various parameters like .spiMode, .oversample, and .ssPolarity. A red box highlights the 'Code Preview' tab in the bottom navigation bar, and a red arrow points from the text 'Code preview tab' to this highlighted area.

```
/* NOTE: This is a preview only. It combines elements of the
 * cycfg_peripherals.c and cycfg_peripherals.h files located in the folder
 * C:/Users/Koji.Mizumoto@infineon.com/mtw_20221207_ce_test_timer/SPI_training/bps/TARGET_APP_KIT_T2G-B
 */
#include "cy_scb_spi.h"
#include "cy_sysclk.h"
#if defined (CY_USING_HAL)
    #include "cyhal_hwmgr.h"
#endif //defined (CY_USING_HAL)

#define mSPI_HW SCB2
#define mSPI_IRQ scb_2_interrupt_IRQn

const cy_stc_scb_spi_config_t mSPI_config =
{
    .spiMode = CY_SCB_SPI_MASTER,
    .subMode = CY_SCB_SPI_MOTOROLA,
    .sclkMode = CY_SCB_SPI_CPHAO_CPOLO,
    .parity = CY_SCB_SPI_PARITY_NONE,
    .dropOnParityError = false,
    .oversample = 16,
    .rxDataWidth = 8UL,
    .txDataWidth = 8UL,
    .enableMsbFirst = true,
    .enableInputFilter = false,
    .enableFreeRunSclk = false,
    .enableMisoLateSample = true,
    .enableTransferSeparation = false,
    .ssPolarity = ((CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT0) | \
                    (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT1) | \
                    (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT2) | \
                    (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT3)),
    .ssSetupDelay = false,
    .ssHoldDelay = false
}
```


Code preview tab

Serial Communication Block (SCB) 2 (mSPI) - Parameters **Code Preview**


SPI configuration (contd.)

› Close Device Configurator:

- Click the “Save” button after completing all settings, then close “Device configurator”




- If an Errors/Tasks message appears, it should be resolved according to the instructions



SPI configuration (contd.)

› Configuration file:

- Close “Device configurator”; it generates code into a "GeneratedSource" directory in your Eclipse IDE application, or in the same location where you saved the *.modus file for non-IDE applications.
- This example has the following code:



```

30
31 const cy_stc_scb_spi_config_t mSPI_config =
32 {
33     .spiMode = CY_SCB_SPI_MASTER,
34     .subMode = CY_SCB_SPI_MOTOROLA,
35     .sclkMode = CY_SCB_SPI_CPHAO_CPOLO,
36     .parity = CY_SCB_SPI_PARITY_NONE,
37     .dropOnParityError = false,
38     .oversample = 16,
39     .rxDataWidth = 8UL,
40     .txDataWidth = 8UL,
41     .enableMsbFirst = true,
42     .enableInputFilter = false,
43     .enableFreeRunSclk = false,
44     .enableIsolateSample = true,
45     .enableTransferSeparation = false,
46     .ssPolarity = ((CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT0) | \
47                     (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT1) | \
48                     (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT2) | \
49                     (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT3)),
50
51     .ssSetupDelay = false,
52     .ssHoldDelay = false,
53     .ssInterFrameDelay = false,
54     .enableWakeFromSleep = false,
55     .rxFifoTriggerLevel = 63UL,
56     .rxFifoIntEnableMask = 0UL,
57     .txFifoTriggerLevel = 63UL,
58     .txFifoIntEnableMask = 0UL,
59     .masterSlaveIntEnableMask = 0UL,
60 };
61 #endif //defined(CY_USING_HAL)
62 const cyhal_resource_inst_t mSPI_obj =
63 {
64     .type = CYHAL_RSC_SCB,
65     .clock_num = 20,
66     .chnName = "I2C1",
67 };
```


Source file

Implementation (contd.)

› Implementation:

This section describes how to implement the configured SPI. This example will implement SPI configuration in the SPI_training project.

- Open main.c in SPI_training project



Implementation (contd.)

› Add SPI initialization and enable

Screenshot of a code editor showing the main.c file. The code initializes a watchdog timer, configures the device and board peripherals, and handles a board init failure. It then configures the SPI block and enables the SPI master block.

```

int main(void)
{
    cy_rslt_t result;

    #if defined (CY_DEVICE_SECURE)
    cyhal_wdt_t wdt_obj;

    /* Clear watchdog timer so that it doesn't trigger a reset */
    result = cyhal_wdt_init(&wdt_obj, cyhal_wdt_get_max_timeout_ms());
    CY_ASSERT(CY_RSLT_SUCCESS == result);
    cyhal_wdt_free(&wdt_obj);
    #endif

    /* Initialize the device and board peripherals */
    result = cybsp_init();

    /* Board init failed. Stop program execution */
    if (result != CY_RSLT_SUCCESS)
    {
        CY_ASSERT(0);
    }

    /* Configure SPI block */
    Cy_SCB_SPI_Init(mSPI_HW, &mSPI_config, NULL);

    /* Enable SPI master block */
    Cy_SCB_SPI_Enable(mSPI_HW);

    /* Enable global interrupts */
    _enable_irq();

    for (;;)
    {
    }
}

```

There is structure to configure SPI in the cycfg_peripherals.c file

Add SPI initialization function

Add SPI enable function

You can use the "mSPI_HW" (SCB#2) to specify the hardware

Screenshot of a code editor showing the cycfg_peripherals.c file. It contains a structure for mSPI_config and defines for mSPI_HW and SCB2.

```

const cy_stc_scb_spi_file_t mSPI_config =
{
    .pinMode = CY_SCB_SPI_MOTOROLA,
    .sclkMode = CY_SCB_SPI_CPHB_CPOLB,
    .parity = CY_SCB_SPI_PARITY_NONE,
    .oversample = false,
    .rxDataWidth = 8Bit,
    .txDataWidth = 8Bit,
    .enableInputFilter = true,
    .enableRunInClock = false,
    .enableIsolateSample = true,
    .enableTransferSeparation = false,
    .ssPolarity = ((CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT0) | \
                    (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT1) | \
                    (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT2) | \
                    (CY_SCB_SPI_ACTIVE_LOW << CY_SCB_SPI_SLAVE_SELECT3)),
    .ssSetupDelay = false,
    .ssHoldDelay = false,
    .ssInterFrameDelay = false,
    .enableWakeFromSleep = false,
    .rxFifoThreshold = 64UL,
    .txFifoThreshold = 64UL,
    .txFifoTriggerLevel = 64UL,
    .txFifoInvertableMask = 0UL,
    .masterSlaveInEnableMask = 0UL,
};

#define CY_SCB_SPI_1_HW

#ifndef CYCFC_PERIPHERALS_H
#define CYCFC_PERIPHERALS_H

#include "cycfg_notices.h"
#include "cy_scb.h"
#include "cy_scb_scb2.h"

#if defined (CY_USING_HAL)
    #include "cyhal_hwgcr.h"
#endif //defined (CY_USING_HAL)

#ifndef __cplusplus
extern "C" {
#endif

#define mSPI_HW SCB2
#define mSPI_ENABLED 1U
#define mSPI_HW_SCB
#define mSPI_IRQ scb_8_INTERRUPT_IRQ

extern const cy_stc_scb_spi_config_t mSPI_config;
#endif //defined (CYCFC_PERIPHERALS_H)

```

Implementation (contd.)

SPI initialization:


- › Call the [Cy_SCB_SPI_Init\(\)](#) function to configure SCB
 - Initializes the SCB for SPI operation
 - Configure SCB with parameters in the ***mSPI_config*** structure

SPI enable:

- › Call the [Cy_SCB_SPI_Enable\(\)](#) function to enable SCB
 - Enable the SCB for SPI
 - Initiate transmission by transferring data from DMA to TX FIFO

Other functions:

- › Check the following for more information



References

Datasheet

- › [CYT4BF datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family](#)
- Architecture Technical reference manual**
- › [TRAVEO™ T2G automotive body controller high family architecture technical reference manual](#)
- Registers Technical reference manual**
- › [TRAVEO™ T2G Automotive body controller high registers technical reference manual](#)

PDL/HAL

- › [PDL](#)
- › [HAL](#)

Training

- › [TRAVEO™ T2G Training](#)

Revision History

Revision	ECN	Submission Date	Description of Change
**	7849954	12/19/2012	Initial release

Important notice and warnings

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-12

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2022 Infineon Technologies
AG.
All Rights Reserved.**

**Do you have a question about
this document?
Go to:
www.infineon.com/support**

**Document reference
002-36744 Rev. ****

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.



Part of your life. Part of tomorrow.